ST10 FAMILY 16 BIT MCU

USER MANUAL

1st EDITION

APRIL 1992

USE IN LIFE SUPPORT DEVICES OR SYSTEMS MUST BE EXPRESSLY AUTHORIZED.

SGS-THOMSON PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF SGS-THOMSON Microelectronics. As used herein :

1. Life support devices or systems are those which (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided with the product, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can reasonably be expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. — GENERAL INDEX ————

INTRODUCTION

FEATURES

1 ARCHITECTURAL OVERVIEW

1.1	BASIC CPU CONCEPTS AND OPTIMIZATIONS	1-1
1.1.1	High Instruction Bandwidth/Fast Execution	1-1
1.1.2	High Function 8-bit and 16-bit Arithmetic and Logic Unit	1-2
1.1.3	Extended Bit Processing and Peripheral Control	1-2
1.1.4	High Performance Branch-, Call-, and Loop Processing	1-2
1.1.5	Consistent and Optimized Instruction Formats	1-3
1.1.6	Programmable Multiple Priority Interrupt Structure	1-3
1.2	FUNCTIONAL BLOCKS	1-4
1.2.1	16-Bit CPU	1-4
1.2.1.1	INSTRUCTION DECODING	1-4
1.2.1.2	ARITHMETIC AND LOGIC UNIT	1-4
1.2.1.3	BARREL SHIFTER	1-4
1.2.2	Peripheral Event Controller (PEC) and Interrupt Control	1-4
1.2.3	Internal RAM	1-4
1.2.4	Internal Program Memory	1-4
1.2.5	Clock Generator	1-6
1.2.6	Peripherals and Ports	1-6

2 SYSTEM DESCRIPTION

2.1		2-2
2.2	EXTERNAL BUS CONTROLLER	2-2
2.3	CENTRAL PROCESSING UNIT (CPU)	2-2
2.4	INTERRUPT SYSTEM	2-4
2.5	CAPTURE/COMPARE (CAPCOM) UNIT	2-4
2.6	GENERAL PURPOSE TIMER (GPT) UNIT	2-5
2.7	A/D CONVERTER	2-5
2.8	SERIAL CHANNELS	2-6
2.9		2-6
2.10	PARALLEL PORTS	2-6



------ GENERAL INDEX -------

3 MEMORY ORGANIZATION

3.1	INTERNAL PROGRAM MEMORY	3-5
3.2	EXTERNAL MEMORY	3-5
3.3	INTERNAL RAM	3-6
3.3.1	System Stack	3-6
3.3.2	General Purpose Registers	3-7
3.3.3	Pec Source and Destination Pointers	3-9
3.4	INTERNAL SPECIAL FUNCTION REGISTERS	3-10

4		4- ⁻	1
---	--	-----------------	---

5 CENTRAL PROCSSING UNIT

5.1	INSTRUCTION PIPELINING	5-2
5.1.1	Sequential Instruction Processing	5-2
5.1.2	Standard Branch Instruction Processing	5-3
5.1.3	Cache Jump Instruction Processing	5-3
5.1.4	Particular Pipeline Effects	5-4
5.2	INSTRUCTION STATE TIMES	5-5
5.2.1	Time Unit Definitions	5-5
5.2.2	Minimum State Times	5-5
5.2.3	Additional State Times	5-6
5.3	CPU SPECIAL FUNCTION REGISTERS	5-8
5.3.1	SYSCON: System Configuration Register	5-9
5.3.1.1	INTERNAL ROM OR FLASH MEMORY/EXTERNAL MEMORY ACCESS MODE SELECTION	5-9
5.3.1.2	EXTERNAL BUS TIMING CONTROL (VIA MCTC, MTTC, RWDC)	5-9
5.3.1.3	BYTE HIGH ENABLE PIN CONTROL (VIA BYTDIS)	5-9
5.3.1.4	READY PIN CONTROL (VIA RDYEN)	5-10
5.3.1.5	CLOCK OUTPUT PIN CONTROL (VIA CLKEN)	5-11
5.3.1.6	NON-SEGMENTED MEMORY MODE SELECTION (VIA SGTDIS)	5-11
5.3.1.7	MAXIMUM SYSTEM STACK SIZE SELECTION (VIA STKSZ)	5-11
5.3.2	BUSCON1: Bus Configuration Register	5-13
5.3.3	ADDRSEL1: ADDRESS SELECT REGISTER	5-13
5.3.4	PSW: Processor Status Word	5-14
5.3.4.1	ALU STATUS (N, C, V, Z, E, MULIP)	5-14
5.3.4.2	CPU INTERRUPT STATUS (IEN, ILVL)	5-16
5.3.4.3	HOLD/HLDA/BREQ BUS ARBITRATION	5-16



– GENERAL INDEX ——

5.3.5	IP: Instruction Pointer	5-16
5.3.6	CSP: Code Segment Pointer	5-17
5.3.7	DPP0, DPP1, DPP2, DPP3: Data Page Pointers	5-18
5.3.8 5.3.8.1 5.3.8.2	CP: Context Pointer IMPLICIT CP USE WITH SHORT 4-BIT GPR ADDRESSES IMPLICIT CP USE WITH SHORT 8-BIT REGISTER ADDRESSES	5-20 5-20 5-20
5.3.9	SP: Stack Pointer	5-22
5.3.10	STKUN: Stack Underflow Pointer	5-24
5.3.11	STKOV: Stack Overflow Pointer	5-24
5.3.12	MDH: Multiply/Divide Register High Portion	5-25
5.3.13	MDL: Multiply/Divide Register Low Portion	5-25
5.3.14	MDC: Multiply/Divide Control Register	5-26
5.3.15	ONES: Constant Ones Register	5-26
5.3.16	ZEROS: Constant Zeros Register	5-26

6 INSTRUCTION SET OVERVIEW

6.1	SUMMARY OF INSTRUCTION CLASSES	6-1
6.1.1	Arithmetic Instructions	6-1
6.1.2	Logical Instructions	6-1
6.1.3	Boolean Bit Manipulation Instructions	6-1
6.1.4	Compare and Loop Control Instructions	6-1
6.1.5	Shift and Rotate Instructions	6-2
6.1.6	Prioritize Instruction	6-2
6.1.7	Data Movement Instructions	6-2
6.1.8	System Stack Instructions	6-2
6.1.9	Jump and Call Instructions	6-2
6.1.10	Return Instruction	6-2
6.1.11	System Control Instructions	6-2
6.1.12	Miscellaneous	6-3
6.1.13	Software Instruction Set	6-3
6.2	ADDRESSING MODES	6-3
6.2.1	Constants	6-3
6.2.2	Short Addressing Modes	6-4
6.2.3	Long Addressing Mode	6-5
6.2.4	Indirect Addressing Modes	6-6
6.2.5	Branch Target Addressing Modes	6-7
6.3	CONDITION CODE SPECIFICATION	6-8



------ GENERAL INDEX -------

7 INTERRUPT AND TRAP FUNCTION

7.1		7-2
7.2	NORMAL INTERRUPT PROCESSING AND PEC SERVICE	7-4
7.2.1 7.2.1.1 7.2.1.2	Interrupt System Register Description INTERRUPT CONTROL REGISTERS INTERRUPT CONTROL FUNCTIONS IN THE PSW	7-5 7-5 7-8
7.2.2 7.2.2.1 7.2.2.2	PEC Service Channels Register Description PEC CHANNEL COUNTER/CONTROL REGISTERS PEC SOURCE AND DESTINATION POINTERS	7-9 7-9 7-10
7.2.3 7.2.3.1 7.2.3.2 7.2.3.3	Prioritization of Interrupt and PEC Service Requests	7-12 7-12 7-12 7-12
7.2.4 7.2.4.1 7.2.4.2 7.2.4.3	Interrupt Procedure INTERRUPT PROCEDURE WITH SEGMENTATION DISABLED INTERRUPT PROCEDURE WITH SEGMENTATION ENABLED CONTEXT SWITCHING FOR INTERRUPT SERVICE ROUTINES	7-14 7-14 7-14 7-15
7.2.5	Interrupt Processing via the Peripheral Event Controller PEC	7-15
7.2.6 7.2.7	Interrupt and PEC Response Times External Interrupts	7-17 7-19
7.3	TRAP FUNCTIONS	7-21
7.3.1	Software Traps	7-21
7.3.2 7.3.2.1 7.3.2.2	Hardware Traps EXTERNAL NMI TRAP STACK OVERFLOW TRAP	7-21 7-22 7-22
7.3.2.3	STACK UNDERFLOW TRAP	7-23
7.3.2.4	UNDEFINED OPCODE TRAP	7-23
7.3.2.5	PROTECTION FAULT TRAP	7-23
7.3.2.6		7-23
1.3.2.1	ILLEGAL INSTRUCTION ACCESS TRAP	7-23
1.3.2.0	ILLEGAL EXTERINAL DUS AUGESS TRAP	1-23

8 PERIPHERALS

8.1	CAPTURE/COMPARE (CAPCOM) UNIT	8-2
8.1.1	Timers T0 and T1	8-5
8.1.1.1	TIMER MODE	8-5
8.1.1.2	COUNTER MODE	8-6
8.1.1.3	RELOAD	8-7
8.1.1.4	TIMER TO AND T1 INTERRUPTS	8-7
8.1.1.5	BLOCK DIAGRAM	8-8



— GENERAL INDEX ——

8.1.2 8.1.2.1 8.1.2.2 8.1.2.3	Capture/Compare Registers CAPTURE MODE COMPARE MODES CAPTURE/COMPARE INTERRUPTS	8-9 8-11 8-12 8-19
8.2	GENERAL PURPOSE TIMERS (GPT)	8-19
8.2.1 8.2.1.1 8.2.1.2	GPT1 Block GPT1 CORE TIMER T3 GPT1 AUXILIARY TIMERS T2 AND T4	8-22 8-23 8-27
8.2.2 8.2.2.1 8.2.2.2 8.2.2.3	GPT2 Block GPT2 CORE TIMER T6 GPT2 AUXILIARY TIMER T5 GPT2 CAPTURE/RELOAD REGISTER CAPREL	8-36 8-37 8-38 8-41
8.3	A/D Converter (ADC)	8-45
8.3.1 8.3.1.1 8.3.1.2 8.3.1.3 8.3.1.4	Conversion Modes and Operation SINGLE CHANNEL CONVERSION MODE SINGLE CHANNEL CONTINUOUS CONVERSION AUTO SCAN CONVERSION MODE AUTO SCAN CONTINUOUS CONVERSION	8-45 8-48 8-48 8-49 8-49
8.3.2	A/D Converter Interupt Control	8-49
8.4	SERIAL CHANNELS	8-49
8.4.1 8.4.1.1 8.4.1.2	Modes of Operation. ASYNCHRONOUS OPERATION SYNCHRONOUS OPERATION	8-51 8-52 8-56
8.4.2 8.4.2.1 8.4.2.2	Baud Rates	8-58 8-58 8-59
8.4.3	Serial Channels Interrupt Control	8-60
8.5	WATCHDOG TIMER (WDT)	8-61

9 EXTERNAL BUS INTERFACE

9.1	EXTERNAL BUS CONFIGURATION DURING RESET	9-2
9.2	SINGLE CHIP MODE	9-4
9.3	16/18-BIT ADDRESS, 8-BIT DATA, NON-MULTIPLEXED BUS	9-4
9.4	16/18-BIT ADDRESS, 8-BIT DATA, MULTIPLEXED BUS	9-5
9.5	16/18-BIT ADDRESS, 16-BIT DATA, MULTIPLEXED BUS	9-6
9.6	16/18-BIT ADDRESS, 16-BIT DATA, NON-MULTIPLEXED BUS	9-8



— GENERAL INDEX ———

9.7	EXTERNAL BUS TRANSFER CHARACTERISTICS	9-9
9.7.1 9.7.1.1 9.7.1.2	Multiplexed Bus Transfer Characteristics MULTIPLEXED BUS MEMORY READS MULTIPLEXED BUS MEMORY WRITES	9-9 9-10 9-10
9.7.2 9.7.2.1 9.7.2.2	Non-Multiplexed Bus Transfer Characteristics NON-MULTIPLEXED BUS MEMORY READS NON-MULTIPLEXED BUS MEMORY WRITES	9-10 9-11 9-11
9.8	USER SELECTABLE BUS CHARACTERISTICS	9-12
9.8.1	Programmable Memory Cycle Time	9-12
9.8.2	Programmable Memory Tri-State Time	9-14
9.8.3	Read/Write Signal Delay	9-16
9.8.4	ALE signal delay	9-17
9.8.5	Switching between the Bus Modes.	9-18
9.9	EXTERNAL MEMORY ACCESS VIA THE DATA READY SIGNAL	9-19

10 PARALLEL PORT

10.1	PORTS 0 THROUGH 4	10-1
10.1.1	Port 0 and Port 1	10-4
10.1.2	Port 2	10-6
10.1.3	Port 3	10-10
10.1.3.1	PORT 3 PINS TOIN, T2IN, T3IN, T4IN, T3EUD, CAPIN, AND READY	10-11
10.1.3.2	PORT 3 PINS T3OUT, T6OUT, TXD0, TXD1, WR, CLKOUT	10-12
10.1.3.3	PORT 3 PIN BHE	10-13
10.1.3.4	PORT 3 PINS RXD0 AND RXD1	10-14
10.1.4	Port 4	10-15
10.2	PORT 5	10-16

11 SYSTEM RESET

11.1	RSTIN and RSTOUT Pins	11-1
11.2	RESET VALUES FOR ST10x166 REGISTERS	11-2
11.3	WATCHDOG TIMER OPERATION AFTER RESET	11-3
11.4	PORTS AND EXTERNAL BUS CONFIGURATION DURING RESET	11-3
11.5	INITIALIZATION SOFTWARE ROUTINE	11-4
11.6	THE BOOT-STRAP MODE	11-4



— GENERAL INDEX ———

12 POWER REDUCTION MODE

12.1	POWER DOWN MODE	12-1
12.2	IDLE MODE	12-1
12.3	STATUS OF OUTPUT PINS DURING IDLE AND POWER DOWN MODE	12-2

13 SYSTEM PROGRAMMING

13.1	INSTRUCTIONS PROVIDED AS SUBSETS OF INSTRUCTIONS	13-1
13.1.1	Directly Substitutable Instructions	13-1
13.1.2	Modification of System Flags	13-1
13.1.3	External Memory Data Access	13-1
13.2	MULTIPLICATION AND DIVISION	13-2
13.3	BCD CALCULATIONS	13-3
13.4	STACK OPERATIONS	13-3
13.4.1 13.4.1.1	Internal System Stack USE OF STACK UNDERFLOW/OVERFLOW REGISTERS	13-3 13-4
13.4.2	User Stacks	13-5
13.5	REGISTER BANKING	13-5
13.6	PROCEDURE CALL ENTRY AND EXIT	13-5
13.6.1	Passing Parameters on the System Stack	13-5
13.6.2	Cross Segment Subroutine Calls	13-5
13.6.3	Providing Local Registers for Subroutines	13-6
13.7	TABLE SEARCHING	13-7
13.8	PERIPHERAL CONTROL AND INTERFACE	13-7
13.9	FLOATING POINT SUPPORT	13-7
13.10	TRAP/INTERRUPT ENTRY AND EXIT	13-7



APPENDICES

Α	INSTRUCTION SET	
A.1	DEFINITIONS	A-1
A.1.2	Instruction Name	A-1
A.1.3	Syntax	A-1
A.1.4	Operation / Description	A-1
A.1.5	Data Types	A-2
A.1.6	Condition Flags	A-2
A.1.7	Addressing Modes	A-3
A.1.8	Format	A-4
A.1.9	Number of Bytes	A-4
A.2	SINGLE INSTRUCTION DESCRIPTION	A-4
В	REGISTERS	
B.1	CPU GENERAL PURPOSE REGISTERS (GPRs)	B-2
B.2	SPECIAL FUNCTION REGISTERS Ordered by Address	B-4
B.3	SPECIAL FUNCTION REGISTERS ALPHABETICAL ORDER	B-12
С	APPLICATION EXAMPLE	
	EXTERNAL BUS AND MEMORY CONFIGURATIONS	C-1
	CALCULATION OF THE USER SELECTABLE BUS TIMING PARAMETERS	C-6
D	APPLICATION NOTE, PROGRAMMING FLASH MEMORY	D-1
Е	EXAMPLE BOOT-STRAP LOADER	E-1
F	DATASHEETS	
	ST10F166	
	ST10166 and ST10R166	



INTRODUCTION

The rapidly growing area of embedded control applications represents one of the most time-critical operating environments for today's microcontrollers. Complex control algorithms must be processed based on a large number of digital as well as analog input signals, and the appropriate output signals must be generated within a defined minimum response time. With the increasing complexity of embedded control applications, a significant increase in CPU performance and peripheral functionality over conventional 8-bit controllers is required of microcontrollers.

Driven by the non-volatile FLASH memory technology developed internally by SGS-THOMSON Microelectronics, the new ST10 family of 16-bit CMOS microcontrollers achieves this high performance goal. The ST10 family offers a 16 bit core, FLASH/ROM and RAM capabilities, and advanced peripheral functions.

The real 16-bit core of the ST10 family combines the advantages of both RISC and CISC processors. It consists of a RISC-like architecture with a 16-bit ALU, 4 stages of instruction pipeline and dedicated Special Function Registers (SFRs) and a CISC-like instruction set for the high performance CPU (10 million instructions per second).

Intelligent peripherals have been integrated to reduce the need for CPU intervention to a minimum extent. The ST10 family includes a 10 channel Analog to Digital Converter with 10 bits of resolution and 9.75µs of conversion time, Multifunction Timers, a Capture/Compare unit, 2 serial channels (USARTs) offering 625Kbaud in full duplex asynchronous communication and 2.5Mbaud in half duplex synchronous communication, an 8 channel Peripheral Event Controller allowing data transfer in only 1 instruction cycle time and 76 I/O lines with individual bit addressability.

Based on a von Neumann architecture, up to 256Kbytes of linear address space for code and data can be accessed with the External Bus Controller interface.

This high performance 16 bit microcontroller family with its different sets of on-chip peripherals and the FLASH memory technology meet the requirements of real-time control applications such as automotive engine control, industrial control and data communication.

In addition, many applications require program or data updating during the product life. In the same way it can be very helpful to modify the program during the development or production phase in many control applications. With the on-chip Flash memory of the ST10F166, flexibility and security are brought to these applications.

The ST10x166 family currently includes:

ST10R166: ROMless Version

ST10166: mask-programmable ROM-Version for volume production.

ST10F166 : reprogrammable FLASH-Version for prototyping, preproduction, small volume and reprogrammable applications.

Note: In this document, any reference to the ST10x166 can be applied to the different members of the family unless otherwise noted. The ST10R166 is ROMless, and the ST10166 and ST10F166 are fully compatible except for the program mode of the FLASH memory of the ST10F166. All time specifications



INTRODUCTION -



Die photo of ST10F166 with 32K on-chip FLASH Memory



High Performance 16-Bit CPU With Four Stage Pipeline

- 100ns minimum instruction cycle time, with most instructions executed in 1 cycle
- 500ns multiplication (16-bit x 16bit), 1µs division (32-bit/16bit)
- High bandwidth internal data buses
- Register based design with multiple variable register banks
- Single cycle context switching support
- 256Kbytes linear address space for code and data (von Neumann architecture)
- System stack cache support with automatic stack overflow/underflow detection

Control Oriented Instruction Set with High Efficiency

- Bit, byte, and word data types
- Flexible and efficient addressing modes for high code density
- Enhanced boolean bit manipulation with direct addressability of 4Kbits for peripheral control and user defined flags
- Hardware traps to identify exception conditions during runtime

Integrated On-chip Memory

- 1Kbyte internal RAM,
- 32Kbytes internal ROM (ST10166)
- 32Kbytes internal FLASH memory (ST10F166)

External Memory Expansion Interface

Supports 3 different bus configurations plus segmentation capability

16 Priority Level Interrupt System

- 32 interrupt sources with separate interrupt vectors
- 300/500ns typical/maximum interrupt latency in case of internal program execution

8 Channel Peripheral Event Controller (PEC)

- Interrupt driven single cycle data transfer
- Transfer count option (CPU interrupt generation after a programmable number of PEC transfers)
- Eliminates overhead of saving and restoring system state for interrupt requests

Intelligent Peripheral Subsystems

- 10-Channel 10-bit A/D Converter, 9.75µs conversion time, auto scan modes
- 16-Channel Capture/Compare Unit with 2 independent time basesvery flexible PWM unit/event recording unit with 5 different operating modes, includestwo 16-bit timers/counters with 400ns maximum resolution
- 2 Multifunctional General Purpose Timer Units GPT1: three 16-bit timers/ counters, 400ns maximum resolution

GPT2: two 16-bit timers/counters, 200ns maximum resolution

- 2 Serial Channels (USART) with independent baud rate generators provide parity, framing, and overrun error detection
- Watchdog Timer with programmable time intervals

76 I/O Lines With Individual Bit Addressability

Tri-stated in input mode, Schmitt-Trigger characteristics

Different Temperature Ranges

-0 to 70°C, -40 to 85°C, -40 to 105°C

Micron Multifunctional Cmos Process

Low Power CMOS Technology, including power saving Idle and Power Down modes

100-Pin Metric Plastic Quad Flat Pack (PQFP) Package

 JEDEC standard, 0.65mm lead spacing, surface mount technology

Complete Development Support

- 'C' Compiler
- Macro Assembler, Linker, Locater, Library Manager, Object-to-Hex-Converter
- Simulator for the complete simulation of the CPU and the on-chip peripherals
- Real-Time In-Circuit Emulator
- Flash programming board for ST10F166
- Evaluation Board with monitor program



NOTES:





CHAPTER 1

ARCHITECTURAL OVERVIEW

1. ARCHITECTURAL OVERVIEW

This chapter contains an overview of the 1.1.1 High Instruction Bandwidth/Fast ST10x166's architecture with combines advan- Execution tages of both RISC and CISC processors in a very To achieve the desired performance, a goal of apwell-balanced way. It introduces the features which do in sum result in a high performance mi-machine cycle was set for the core CPU. Primarily, crocontroller which is the right choice not only fothis goal has been reached except for branch-, today's applications, but also for futeregineering challenges.

1.1 BASIC CPU CONCEPTS AND **OPTIMIZATIONS**

flexibility, a number of areas has been optimized in reduced through the use of instruction elining. the processor core. These are summarized below, This techniqueallows the core CPU to process and described in detail in thellowingsections:

- High Instruction Bandwidth/Fast Execution
- High Function 8-bit and 16-bit Arithmetic and CPU core: Logic Unit
- Extended Bit Processing and FipheralControl
- FETCH: High Performance Branch-, Call-, and Loop Processing
- Consistent and Optimized Instruction Formats
- Programmable Multiple Priority Interrupt Struc-DECODE: ture

proximately one instruction executed during each multiplyor divide intructions. These instructions, however, have also been optimized. For example, branch instructions only require additionalmachine cycle when a branch is taken, and most branches taken in loops require no additional machine cycles.

To meet the demand for greater performance and The instruction cycle time has been dramatically portions of multiple sequential instruction stages in parallel. The ollowingour stagepipelineprovides the optimumbalancingfor the ST10x166 family's

> In this stage, an instruction is fetched from the internal ROM or RAM, or from the external memory based on the current IP value.

In this stage, the previously fetched instruction is decoded and the require obperands are fetched.

- EXECUTE: ion is performed on the previously Control fetchedoperands
- WRITE BACK: In this stage, the result is written to the specified location.

If this techniquewere not used, each instruction performance allows a greater number of tasks and access to two operands in the bit-addressable interrupts to be processed.

1.1.2 High Function 8-bit and 16-bit Arithmetic and Logic Unit

Most internal execution blocks have been opti-peripheralin one instruction. Multiple bit shift inmized to perform perations on either 8-bit or 16bit quantities. Once the peline has been filled. one instruction is completed per machine cycle ex-These are also performed in a single machine cycept for multiply and divide. An advanced Booth al-cle.

In this stage, the specified operat- 1.1.3 Extended Bit Processing and Peripheral

A large number of instructions has been dedicated to bit processing. These instructions provide efficient control and testing peripheralswhile enhancing datamanipulation.Unlike many current would require four machine cycles. This increased microcontrollers, these instructions provide direct space withoutequiringmovement into temporary flags.

> The same logical instructionas all able for words and bytes are also supported for bits. This allows the user to compare and modify a control bit for a

> structions have beenincluded to avoid long instruction streams of single bit shift operations.

gorithm has been incorporated to allow four bits toin addition, bit field instructions have been probe multiplied and two bits to be divided per ma-vided which allow the modification of multiple bits chine cycle. Thus, these perations require four from one operand in a single instruction. and nine machine cycles, respectively, to perform

a 16-bit by 16-bit (or 32-bit by 16-bit) calculation

plus one machine cycle to setup and adjust the op-1.1.4 High Performance Branch-, Call-, and erands and the result. Even these longer multiply Loop Processing

and divide instructions can be interrupted duringDue to the high percentage of branching in controltheir execution to allow for very fast interrupt re-ler applications, branch instructions have been opsponse. Instructions have also been provided to al-timized to require one extra machine cycle only low byte packing in memory whipeovidingsign when a branch is taken. This is implemented by extension of bytes for word wide arithmetic opera-precalculating the target address whilecoding tions. The internal bus structure also allows trans-the instruction. To decrease loop execution overfers of bytes or words to or fromeripheralsbased head, three enhancements have been provided. on the peripheralequirements. The first solution provides single cycle branch exe-

A set of consistent flags is automatically updated incution after the first iteration of a loop. the PSW after each arithmetic, logical, shift, or Thus, only one machine cycle is lost during the movement operation. These flags allow anching

execution of the entire loop. In loops which fall on specific conditions. Support for both signed and hrough upon completion, no machine cycles are unsigned aithmetic is provided through user-spelost when exiting the loop. No special instructions cifiable branch tests. These flags are also preare required to perform loops, and loops are autoserved automatically by the CPU upon entry to an matically detected during execution of branch ininterrupt or trap routine. structions.



The second loopenhancement allows the detec- 2) tion of the ends of tables and avoids the use of two compare instructionsmbedded in loops. One simply places the lowest negative number at the end of the specific table, and specifies branching if neither this value nor the compared value have been found. Otherwise the loop is terminated if either condition has been met. One can then test 3) which condition has occurred. This method is described in detail in section 13.7.

The thid loop enhanement provides a more flexible solution than the Decrement and Skip on Zero instruction which is found in many other microcontrollers. Through the use of Compare and Increment or Decrement instructions, the user can make comparisons to any value. This allows loop counters to cover any range. This is particularly advantageous in table searching.

 Avoid complexencodingschemes byplacing operands in consistent fields for each instruction. Also avoid complex addressing modes which are not frequently used. This decreases the instruction decode time while also simplifying the development of compilers and assemblers.

Provide most frequently used instructions with one-word instruction formats. All other instructions are placed into two-word formats. This allows all instructions to be placed on word boundarieswhich alleviates the need for complex alignment hardware. It also has the benefit of increasing the range for relatbranching instructions.

1.1.6 Programmable Multiple Priority Interrupt Structure

Saving of system state is automatically performed A number of enhancements have been included to on the internal system state upon entry and exit of allow processing of a large number of interrupt interrupt or trap routines. Call instructions push the sources. These are presented below:

value of the IP on the system stack, and require the 1) same execution time as branch instructions.

Instructions have also been provided to support indirect branch and call instructions. This supports implementation of multiple CASE statement branchingin assembler macros and high level languages. 2

1.1.5 Consistent and Optimized Instruction Formats

To obtain optimum performancearpipelinedlesign, an instruction set has be**dre**signedwhich 3) incorporates concepts from Reduced Instruction Set Computers (RISC). These concepts primarily allow fast decoding of the instructions and operands while reducing pipeline holds. These concepts, however, do not preclude the use of complex instructions which are required by microcontroller users. The following goals werused to 4) design the instruction set:

 Provide powerful instructions to perform operations which currently require sequences of instructions and are frequently used. Avoid transfer into and out of temporary registers such as accumulators and carry bits. Perform tasks inparallelsuch as saving state upon entry to interrupt routines culsroutines PeripheralEvent Controller (PEC): This processor is used to off-load many interrupt requests from the CPU. It avoids the overhead of entering and exiting interrupt or trap routines by performing single-cycle interrupt-driven byte or word data transfers.

2) Multiple Priority Interrupt Controller: This controller allows all interrupts to be placed at any specified priority. Interrupts may also be grouped, which provides the user with the ability to prevent similar priority tasks from interrupting each other.

Multiple Register Banks: This feature allows the user to specify up to sixteen general purpose registers located anywhere in the internal RAM. A single one machine cycle instruction is used to switch register banks from one task to another.

Interruptable Multiple Cycle Instructions: Reduced interrupt latency is providedablowing multiple cycle instructions (multiply, divide) to be interruptable.



1.2 FUNCTIONAL BLOCKS

The ST10x166 family clearly separates peripherals from the core.

This structure permits the maximum number of operations to be performed paralleland allows pe-

ripherals to be added or deleted from family members without modifications to the core. Each Interrupt Control functional block processes datadependently and communicates information over common buses cycle in the interrupt control block. If PEC service is Functional blocks in the CPU core are controlled selected, a PEC transfer is started. If CPU interrupt by signals from the instruction decode logic. Pe-service is requested, the current CPU priority level ripheralsare controlled by data written to the Spe- stored in the PSW register is tested to determine cial Function Registers (SFRs).

The following sections describe the functional blocks of the ST10x166 and intertions between these blocks.

1.2.1 16-Bit CPU

1.2.1.1 INSTRUCTION DECODING

Instruction decing is primarily generated from PLA outputs based on the selected opcode. No microcode is used aneach pipeline stage receies control signals staged in control registers from the

decode stage PLAsPipelineholds are primarily

1.2.3 Internal RAM caused by wait states for external memory ac- A dual port 512 by 16-bit internal RAM provides cesses and cause the oldingof signals in the confast access to General Purpose Registers (GPRs), trol registers. Multiple-cycle instructions are user data, and system stack. A unique coding performed through instruction injection and simple scheme provides flexible user register banks in the internal state machines which modify required con-internal memory while optimizing themaining trol signals. RAM for user data.

1.2.1.2 ARITHMETIC AND LOGIC UNIT

is placed at the internal memory decoders and al-All standard arithmetic and logical operations are lows the user to specify any address directly or inperformed in a 16-bit ALU. In addition, for byte operations, signals are provided from bits six and temporary registers or special instructions. seven of the ALU result to correctly set the condi-

tion flags. Multiple precison arithmetic isprovided

1.2.4 Internal Program Memory through a 'CARRY-IN' signal to the ALU from pre-

viously calculated portions of the desired opera-For both code and data storage, the ST10166 protion. Booth multiplication and division are vides an internal ROM of 32 Kbytes and the ST10F166 provides an internal FLASH memory of supported by an exended ALU and a bit shifter placed on two coupled 16-bit registers, MDL and 32Kbytes. For both, this memory area is connected MDH. All targets for branch calculations are also to the CPU via a 32-bit bus. Thus, an entidepuble word instruction can be fetched in one machine cycomputed in the central ALU.

cle. Program execution from the on-chip ROM or FLASH memory is the fastest of all possible alternatives.

1.2.1.3 BARREL SHIFTER

A 16-bit barrel shifter provides multiple bit shifts in a single cycle. Rotates and arithmetic shifts are also supported.

1.2.2 Peripheral Event Controller (PEC) and

Each interrupt source is prioritized every machine whether a higher priority interrupt is currenting serviced. When an interrupt is **bo**owledged the current state of the machine is saved on the internal system stack and the CPU branches to the system specific vector for the peripheral.

The PEC contains a set of SFRs which store the count value and control bits for eight data transfer channels. In addition, the PEC uses a dedicated area of RAM which contains the source and destination addesses. The PEC is controlled similar to any other peripheral through **BE** containing the desired configuration of each channel.

Hardware detection of the selected memory space







1.2.5 Clock Generator

1.2.6 Peripherals and Ports

The on-chip clock generator contains a prescaler The ST10x166 also contains:

which divides the external clock frequency by 2. Thus, the internal clock frequency is half the external clock frequency (i.eosc = 40MHz at internal clock frequency = 20MHz). Two separated clocks _ two serial interfacehannels are generated for the CPU and the peripheral part of the chip. While the CPU clock is stopped during an A/D converter wait statesor during the idle modehe peripheral clock keeps running. Both clocks are switched off_ six I/O ports with a total of 76 I/O lines when the power down mode is entered.

- two blocks of general purpose timers
- a capture/compare unit

- a watchdog timer

Each peripheral also contains a set of SFRs which control the functionality of the judreral and tem porarily store intermediate data results. Each peripheral has an associated set of status flags. Individually selected clock signals agenerated for each peripheral from binary multiples of the system clock.





CHAPTER 2

SYSTEM DESCRIPTION

2. SYSTEM DESCRIPTION

In this chapter, a summary of the ST10x166 is pre- advanced, high bandwidth internal bus structure of sented. The followin plock diagram gives an over- the ST10F166. view of the different on-chip components and of the

Figure 2-1. Block Diagram



2.1 MEMORY ORGANIZATION

in a Von Neumann architecturehich meansthat code memory, data memory, registers and I/O ports areorganized within the same linear address space which currently includes 256Kbytes. Ad- both addresses and data. dress space expansion to 16 Mbytes is ovided for future versions. The entire memory space can interface (Memory Cycle Time, Memory Tri-State be accessed by byte or by word. Particular portions Time and Read/Write Delay) have been made proof the on-chip memory havadditionallybeen made directly bit addressable.

grammable on-chip ROM for code or constant 'Ready' function. data.

The ST10F166 contains 32Kbytes of reprogram- of memory space, a non-segmented memory mable on-chip FLASH memory for code or con- model can be selected. In this case, all memory lostant data.

A large dual port RAM of 1Kbyte is contained on all members of the ST10x166 family. This internal RAM is provided as a storage for user defined variables, for the system stack, general purpose regis-

ter banks and even for code. A register bank can 2.3 CENTRAL PROCESSING UNIT (CPU) consist of up to 1@ordwide(R0 to R15) and/or bytewide (RL0, RH0, ..., RL7, RH7) called General Purpose Registers (GPRs).

512 bytes of the address space are reserved for the Special Function Register (SFR) area. SFRs are wordwide registers which are used for control- unit, a bit-mask generator and a barrel shifter. ling and monitoring functions of the different on Based on these hardware provisions, most of the chip units. 118 SFRs are currently implemented. ST10x166's instructions can be executed in just Unused SFR addresses are reserved for future one machine cycle which requires 100ns at 20MHz members of the ST10x166 family.

memory is required than is provided on chip, up tocycle independent of the number of bits to be 256Kbytes of external RAM and/or ROM can be connected to the microcontroller.

2.2 EXTERNAL BUS CONTROLLER

All of the external memory accesses are performed performed jumps in a loop from 200ns to 100ns. by a particular on-chip External Bus Controller The CPU disposes of an actual register context (EBC). It can be programmed to either the Single Chip Mode when no external memory is required, or to one of four different external memory access physically allocated within the on-chip RAM area. modes, which are as follows:

- 16-bit/18-bit Addresses, 16-bit Data, Non-Multiplexed
- 16-bit/18-bit Addresses, 16-bit Data, Multiplexed
- 16-bit/18-bit Addresses, 8-bit Data, Multiplexed
- 16-bit/18-bit Addresses, 8-bit data, Non-Multiplexed

In the non-multiplexed bus mode, Port 1 is used as an output for addresses and Port 0 is used as an The memory space of the ST10x166 is configured input/output for data; the upper half of Port 0 can not be used for general purpose I/O in the 8-bit data bus mode. In the multiplexed bus modes, one 16-bit port, Port 0, is used as an input/output for

Important timing characteristics of the external bus grammable to allow the user the adaption of a wide range of different types of memories. Access to The ST10166 contains 32Kbytes of mask-pro- very slow memories is supported via a particular

> For applications which require less than 64Kbytes cations can be addressed by 16 bits, and thus Port

4 is not needed as an otput for the two most significant address bits (A17 and A16), as is the case when using the segmented memory model.

The main core of the CPU consists of a 4-stage instruction pipeline, a 16-bit arithmetic and logic unit (ALU) and dedicated SFRs. dditionalhardware has been spent for a separate multiply divide

CPU clock. For example, shift and rotate instruc-

In order to meet the needs of designs where more tions are always processed during one machine shifted. All multiple-cycle instructions have been optimized so that they can be executed very fast as well: A 32-bit/16-bit division ind, a 16-bit x 16-bit multiplication in 0.5, and branches in 200ns. Another pipelineoptimization, the 'Jump Cache', allows reducing the execution time of repeatedly

> consisting of up to 1@ordwideGPRs which are A Context Pointer (CP) register determines the base address of the active register bank to be accessed by the CPU at the time. The number of reqister banks is only restricted by theyailable internal RAM space. For easy parameter passing, register banks can also be organized to overlap.







A system stack of up to 512 bytes is provided as a - Compare and Loop Control Instructions storage for temporary data. The system stack is allocated in the on-chip RAM area, and it is accessed by the CPU via the stack pointer (SP) register. Two - Prioritize Instruction separate SFRs, STKOV and STKUN, are implicitly compared against the stack pointer value upon each stack access for the detection of a stack overflow or underflow.

The high performance offered by the hardware im- - Return Instructions plementation of the CPU can efficiently be utilized _ System Control Instructions by a programmer via the highly functional ST10x166 instruction set which includes the following instruction classes:

- Arithmetic Instructions
- Logical Instructions
- Boolean BitManipulation Instructions

- Shift and Rotate Instructions
- **Data Movement Instructions**
- System Stack Instructions
- Jump and Call Instructions

- **Miscellaneougnstructions**

The basic instruction length is either 2 or 4 bytes. Possible operand types are bits, bytes and words. A variety of direct, indirect or immediate addressing modes are provided to specify the required operands.



2.4 INTERRUPT SYSTEM

bit in the trap flag register (TFR). Except another higher prioritized trap service being in progress, a

With an interrupt response time within a range fromhardware trap will interrupt any actual program just 250ns to 500ns (in case of internal program execution. In turn, hardware trap services can norexecution), the ST10x166 is capable of reacting mally not be interrupted by standard or PEC intervery quickly to the occurrence of non-deterministic rupts. events.

The architecture of the ST10x166 supports several 2.5 CAPTURE/COMPARE (CAPCOM) UNIT mechanisms for fast and flexible response to serv-

ice requests which can be generated from various The CAPCOM unit supports generation and consources internal or external to the microcontroller trol of timing sequences on up to dbannelswith Any of these interrupt requests can be pro- a maximum resolution of 400ns. The CAPCOM grammed to be serviced by the Interrupt Controller unit is typically used to handle high speed I/O tasks or by the Periphera Event Controller (PEC). such as pulse and waveform generation, pulse

In contrast to a standard interrupt service where width modulation (PWM), Digital to Analog (D/A) the current program executions spended and a conversion, software timing, or time recording relabranch to the interrupt vector table is performed, tive to external events.

just one cycle is 'stolen' from the current CPU ac- Two 16-bit timers (T0/T1) with reload registers protivity to perform a PEC service. A PEC service implies a single byte or word data transfer between ture/compare register array.

any two memory locations with an additional increment of either the PEC source or the destination The input clock for the timers is programmable to pointer. AnindividuaPEC transfer counter is implicitly decremented for each PEC service except clock, or may be derived from an overflow/underwhen performing in the continuous transfer mode flow of timer T6 in module GPT2.

When this counter reaches zero, a standard inter- This provides a wide range of variation for the timer rupt is performed to the corresponding source re-period and resolution and allows precise adjustlated vector location. PEC services are very well ment to the application specific requirements. In suited, for example, for supporting the transmis-addition, an external count input for CAPCOM sion or reception of blocks of data, or for transfer-timer T0 allows eventschedulingfor the capring A/D converted results to a memory table. The ture/compare registers relative to external events. ST10x166 has 8 PEC channels each of which of-

ST10x166 has 8 PEC channels each of which offers such fast interrupt-driven data transfer capabilities. The capture/compare register array contains 16 dual purpose capture/compare registers, each of which may bendividuall@llocated to either CAP-

A separate control register which contains an inter-COM timer T0 or T1, and programmed for capture rupt request flag, an interrupt enable flag and an in- or compare function. Each register has one port terrupt priority bitfield, exists for each of the pin associated with it which serves as an input pin possible interrupt sources. Via its related register, for triggering the captre function, or as an output each source can be programmed to one of sixteen pin to indicate the occurrence of a compare event.

interrupt priority levels. Once having been accepted by the CPU, an interrupt service can only be interrupted by a higher prioritized service request. For the standard interrupt processing, each of the possible interrupt sources has a dedicated vector location. When a capture/compare register has been seallocated timer will be latched ('captured') into the capture/compare register in response to an external event at the port pin which is associated with this register. In addition, a specific interrupt request

Software interrupts are supported by means of the for this capture/compare register is generated. 'TRAP' instruction in combination with addividual trap (interrupt) number. Either a positive, a negative, or both a positive and a negative external signal transition at the pin can

The ST10x166 also provides an excellent mechanism to identify and to process exceptions or error of all registers which have been selected for one of conditions that arise during run-timelled 'Hardware Traps'. Hardware traps cause immediate pared with the contents of the allocated timers. non-maskable system reaction which is similiar to When a match occurs between the timer value and a standard interrupt service (branching to a dedi-the value in a capture/compare register, specific cated vector table location). The occurrence of a actions will be taken based on the selected comhardware trap is additionally signified by a individua pare mode.



2.6 GENERAL PURPOSE TIMER (GPT) UNIT

cludes two timers (T5, T6) and a capture/reload register (CAPREL). Both timers candependently

The GPT unit represents a very flexible multifunc- count up or down, clocked with an input clock tional timer/counter structure which may be used forwhich is derived from a programmable prescaler. many different time related tasks such as event tim- Concatenation of the timers is supported via the ing and counting, pulse width and duty cycle meas-output toggle latch of timer T6, which changes its urement, pulse generation, or pulse multiplication. state on each timer overflow/underflow.

The GPT unit incorporates five 16-bit timers which The state of this latch may be used to clock timer are organized in two separate modules, GPT1 and T5, or it may be output on a port pin. Overflows/un-GPT2 Each timer in each module may operate inde- derflows of timer T6 can additionally be used to ule.

pendently in a number of different modes, or may be clock the CAPCOM timers T0 or T1, and to cause concatenated with another timer of the same mod- a reload from the CAPREL register. The CAPREL register may capture the contents of timer T5 based on an external signal transition on the corre-Each of the three timers T2, T3, T4 of the GPT1 module can be configured individually for one of spondingport pin, and timer T5 will be cleared by

three basic modes of operation, which are Timer, this external transition if the clear function is en-Gated Timer, and Counter Mode. In Timer Mode, the input clock for a timer is derived from the internal sys measured or pulse multiplication to be performed tem clock, divided by a programmable prescaler, without software overhead.

while Counter Mode allows a timer to be clocked in

reference to external events.

2.7 A/D CONVERTER

Pulse width or duty cycle measurement is supported

in Gated Timer Mode, where the operation of a timer For analog signal measurement, a 10-bit A/D conis controlled by the 'gate' level on an external inputverter with 10 multiplexed input channels and a sampin. For these purposes, each timer has one associ- ple and hold circuit has been integrated on-chip. It ated port pin which serves as gate or clock input. The uses the method of successive approximation which maximum resolution of the timers in the GPT1 mod- returns the conversion result for an analog channel ule is 400ns (@fsc=40MHz). within 9.75 @ fosc=40MHz.

The count direction (up/down) for each timer is pro-Overrun error detection capability is provided for the grammable by software. For timer T3, the count di- conversion result register: an interrupt request will be rection may additionally be altered dynamically by angenerated when the result of a previous conversion external signal on a port pin to facilitate e.g. positionhas not been read from the result register at the time tracking. the next conversion is complete.

Timer T3 has an output toggle latch which changes For applications which require less than 10 analog its state on each timer overflow/underflow. The state input channels, the remaining channels can be used of this latch may be output on a port pin e.g for timeas digital input port pins.

out monitoring of external hardware components, or The A/D converter of the ST10x166 supports four may be used internally to clock timers T2 and T4 for different conversion modes. In the standard Single measuring long time periods with high resolution. Channel conversion mode, the analog level on a

In addition to their basic operating modes, timers T2specified channel is once sampled and converted and T4 may be configured as reload or capture reg- into a digital result. In the Single Channel Continous isters for timer T3. When used as capture or reload mode, the analog level is repeatedly sampled and registers, timers T2 and T4 are stopped. The con- converted without software intervention.

tents of timer T3 are captured into T2 or T4 in re- In the Auto Scan mode, the analog levels on a presponse to a signal at their associated input pins. specified number of channels are sequentially sam-Timer T3 is reloaded with the contents of T2 or T4 pled and converted. In the Auto Scan Continuous either by an external signal or by a selectable state mode, the number of prespecified channels is retransition of its toggle latch. When both T2 and T4 peatedly sampled and converted. are configured to alternately reload T3 with the low

constantly generated without software intervention. to automatically store the conversion results into a

of maximum resolution 200ns With its (@fosc=40MHz), the GPT2 module provides precise event control and time measurement. It in-

and high times of a PWM signal, this signal can be The Peripheral Event Controller (PEC) may be used table in memory for later evaluation, without requiring the overhead of entering and exiting interrupt routines for each data transfer.



2.8 SERIAL CHANNELS

processors, terminals, or external induced com ponents is provided by two serial interfaces withlated failures. When the Watchdog Timer overidentical functionality, Serichannel 0 (ASC0) and SerialChannel1 (ASC1).

Both channels suppofull-duplexasynchronous communication up to 625Kbaud and half-duplex The Watchdog Timer of the ST10x166 is a 16-bit synchronouscommunication up to 2.5 Mbaud.

up all standard baud rates without oscillator tuning register can be set to a prespecified reload value in For transmission, reception, and erroneous recep-order to allow further variation of the monitored tion 3 separate interrupt vectors are provided for time interval. Each time it is sereit by the appli each serial channel.

In the synchronousmode, one data byte is transmitted or received sychronouly to a shift clock which is generated by the ST10x166. In the asynchronous mode, an 8- or 9bit data frame is transmitted or received, preceded by a start bit and terminated by one or two stop bits. For multiproc-2.10 PARALLEL PORTS essor communication, a mechanism to distuish address from data bytes has beencluded(8-bit data+wake up bit mode), and a loop back option is ganized into four 16-bit I/O ports (Port0 through 3), available for testing purposes.

pabilitieshas been included to increase theliabil ception. Framing error deteion allows the recognition of data frames with missing stop bits. An overrun error will be generated if the last character set, all port pins are configured as inputs. received has not been read out of the receive buff- Each port line has one programmable alternate iner register at the time reception of a new character put or output function associated with it. Ports 0 is complete.

2.9 WATCHDOG TIMER

The Watchdog Timer of the ST10x166 represents one of the fail-safe mechanissmwhich have been implemented to prevent the controller from malfunctioning for longer periods of time.

The Watchdog Timer of the ST10x166 is always enabledafter a reset of the chip, and can only be log input channels to the A/D converter. When anydisabledin the time interval until the EINIT (end of one of these alternate functions is not used, the initialiation) instruction has been executed. Thus, respective port line may be used as general purthe chip's start-up procedure is always monitored pose I/O line.

When the software has beedesigned to service the Watchdog Timer before it overflows, the Serial communication with other microcontrollers, Watchdog Timer times out if the program does not progress properly due to hardware or software reflows, it generates an inteahhardware eset and pulls the **RSTOUT** pin low in order to allow external hardware components to reset.

timer which can either be clocked with d/4 or Two dedicated baud rate generators allow to set fosc/256. The high byte of the Watchdog Timer cation software, the high byte of the Watchdog

Timer is reloaded. Thus, time intervals between 25µs and 420ms can be monitored (@gc=40MHz). The default Watchdog Timer interval after reset is 6.55ms.

The ST10x166 provides 76 I/O lines which are orone 2-bit I/O port (Port 4), and one 10-bit input port A number of optional hardware error detection ca- (Port 5). All port lines are bit addressable, and all lines of Port 0 through 4 are individually bit-wise ity of data transfers. A parity bit can automatically programmable as inputs or outputs via direction be generated on transmission or be checked on re- registers. The I/O ports are true bidirectional ports which are switched to the highpedancestate when configured as inputs. During the internal re-

> and 1 may be used as address and data lines when accessing external memory, while Port 4 outputs the additional segment address bits A16 and A17 in systems where segmentation establed to access more than 64Kbytes of memory. Port 2 is associated with the capture inputs/compare outputs of the CAPCOM unit, and Port 3 includes alternate functions of timers, serial interfaces, optional bus control signal WR, BHE, READY), and the system clock output (CLKOUT). Port 5 is used for the ana-





CHAPTER 3

MEMORY ORGANIZATION

3. MEMORY ORGANIZATION

ured in a von Neumann architecture. This means ory space of 256Kbytes. that code and data are accessed within the same This address space is arranged in four segments linear address space. All of the physically sepa- of 64Kbytes each, and each segment is again subrated memory areasincluding the internal ROM (for the STI0166, internalFLASH memory for the ST10F166), internal RAM, internal Special Function Registers (SFRs), and external memory are mapped into a common address space.

The ST10x166 family's memory space is config- The ST10x166 provides a total addressable mem-

divided in four pages of 16Kbytes each. The total addressable memory space can be panded up to 16 Mbytes for future members of the SUx166 family.

Figure 3-1. Memory Segment And Page Arrangement



Bytes are stored at even or odd byte addresses. followingwords. Single bits are always stored in Words are stored in ascending memory locations the specified bit position at a word address. Bit powith the low byte at an even byte address being fol- sition 0 is the least significant bit of the byte at an lowed by the high byte at the next odd byte ad- even byte address, and bit position 15 is the most dress. Double words (code only) are stored in significant bit of the byte at the next odd byte ad- ascending memory locations as two byte address.



Figure 3-2. Word, Byte And Bit Storage In a Byte Organised Memory (Example)

Table 3.1 shows how the different memory areas of memory segment 0 and into memory segments are mapped into the physical 256Kbyte address 1 through 3. Whenever the Program memory has space. Basically, all of the internal memory areas been disabledduring reset, or remapped to segment 0 are mapped into parts for memory segment 0. The external memory is mapped into the reming parts



Address Space	Memory Range	Size (Bytes)
00000h - 07FFFh	Internal Program Memory Segment 0 or External Memory	32K
08000h - 0F9FFh	External Memory	30.5K
0FA00h - 0FDFFh	Internal Memory (RAM)	1K
0FE00h - 0FFFFh	Internal SFRs	512
10000h - 17FFFh	Internal Program Memory Segment 1 or External Memory	32K
18000h - 3FFFFh	External Memory	160K

Table 3-1. Memory Address Space Mapping

The internal program memory, the internal RAM RAM can basicallybe used for the system stack and the external memory space can be used for implementation. The highest 32 bytes of the intergeneral code and data storage. The internal SFR nal RAM (addresses from 0FDE0h to 0FDFFh) are space is provided for control data, but not for codeprovided for the Peripheral Evelophere (PEC) storage.

ble word must always be stored within the same SFR area, from 0FD00h to 0FDFFh in the internal physical and organizational memory area (page, segment).

A particular use is provided for some memory areas, as follows. Addresses from 000h to 000BFh in code segment zero are reserved for the hardware trap and interrupt vector jump table. The ac- about the different memory areas see the corretive General Purpose Register Bank which is spondingsubsections in this chapter. The princiselected by the Context Pointer (CP) Register can ples of the physical address generation are be situated anywhere in the internal RAM area (addresses from 0FA00h to 0FDFFh). Word addresses from 0FA00h to 0FBFEh in the internal

source and destination pointers. Three memory Note that byte units forming a single word or a dou-spaces (from 0FF00h to 0FFDFh in the internal RAM area, and the address space occupied by the currently selected register bank) are basically provided for single bit accesses.

> Figure 3.3 gives an overview of the memory organization of the ST10x166. For more details described in section 6.2 (Addressing Modes). Chapter 9 is dedicated to the External Bus Controller which is resonsible for all of the memory accesses made externally.



3 - Memory Organization

Figure 3-3. Memory Organization



SGS-THOMSON MICROELECTRONICS

3.1 INTERNAL PROGRAM MEMORY

The Program memory is an on-chip mask-pro- Basically, the ST10x166 provides for up to 4 x grammable ROM for the ST10166, and on-chip re- 64Kbytes of external ROM and/or RAM which may programmable FLASH memory for the ST10F166. be organized in either 8 or 16 bits. Since a part of mapped in the same segment memory: segment 0 pied by the on-chip memory areas, only 62.5Kbyduring reset or segment 1 if remapped during in-tes (30.5Kbytes for the ST10F166 and ST10166 itialization. This program memoryesabledduring reset with the pirBUSACT high and the external bus configuration pins EBC1 and EBC0 The bus mode for external memory accesses is se-For further details about the external bus configu-configuration pinsBUSACT, EBC1 and EBC0. ration see chapter 9.

The internal Program memory can be used for both accesses are eitheenabledor disabledduring recode and data storage. The highest possible code set, as shown in chapter 9. The selected external storage location in this memory is 07FFEh for 16- bus configuration is saved in the BTYP bit field in bit instructions or 07FFCh for 32-bit instructions. Athe SYSCON register. During this itialization roubranch instruction is eded to cross the boundary tine, however, the user has the option **c**bange between the internal Program memory to the ex- any configuration which was selected during reset. ternal memory, otherwise this would cause errone- After the EINIT instruction, only the external bus ous results.

No short addressing mode and bit addressable For further details about the external bus configumode are allowed for any accesses to the internal ration and control see chapter 9 "External Bus In-Program memory. For PEC data transfers, these terface". accesses are independent of the contents of the DPP registers via the PEC source and destination and data storage. If the ST10x166 segmentation pointers.

Whenever a reset, hardware trap or interrupt oc- ister contains a '1'), all external memory accesses curs, orwhenevera software TRAP instruction is are restricted to segment 0 only. Code accesses executed, and provided that the Program memory are always made on even byte addresses. Thus, accesses are enabled, program execution the highest possible external code storage location branches to an implicit internal address inde-in segment 0 is either 0F9FEh for single word inpendent of the current Code Segment Pointer structions or 0F9FCh for double word instructions. (CSP) register contents, expecting a jump vector If used for code storage, the creaspondinglocabeing situated there. For detailed information tion must contain a branch instruction, because seabout the trap and interrupt jump vector table see quential boundary crossing from the external section 9.1 "Interrupt System Structure".

With the possibility to remap tineternal Program memory to segment 1 during initialization, how-ment other than 0, the highest code storage locaever, the user can configure the device with common routines and constants programmed into the xFFFCh fordouble wordnstructions (x=1, 2, 3). If Program memory to have a fast execution speed used for code storage, the correspondinglocation and with the interrupt vector programmed into Ex-must contain a branch instruction, because segternal memory.

For the ST10F166, the special features of the FLASH memory are described in the FLASH memory chapter 4.

3.2 EXTERNAL MEMORY

The memory is organized in 8Kx32bits and the first 64Kbytes address space is already occuwith internal program memoenabled) of external memory are really avilable in segment 0.

low. This mode is named the Single Chip Mode. lected during reset by means of the external bus

According to there logic levels, external memory configuration can be changed at any time.

The external memory can be used for both code mode is disabled (SGTDIS bit in the SYSCON regmemory to the internal RAM space is notovided

and would cause erroneous results. In any segment crossing for program execution is only possi-

ble by changing the CSP register contents by means of the particular branch instructions JMPS and CALLS.



External word and byte data can only be accessed is either 0FDFEh for single word instructions or via indirect or long 16-bit addressing modes in col-0FDFCh for double word instructions. If used for laboration with the DPP registers. There is no short code storage, the coresponding location must addressing mode for external operands. Any word contain a branch instruction to a memory location data access is made to an even byte address. other than in the SFR space, because this space is

Thus, the highest possible word data storage loca-not provided for code execution. tions in the external memory are address 0F9FEh Any word and byte data in the internal RAM can be in segment 0, and addresses xFFFEh in all other accessed via indirect or long 16 bit addressing segments (x=1, 2, 3). For PEC data transfers, the external memory in segment 0 can be accessed in- page 3. Any word data access is made on an even dependent of the contents of the DPP registers via byte address. Provided that the PEC source and the PEC source and destination pointers.

storage, and thus it is not bit addressable.

Whenever a reset, a hardware trap or an interrupt the contents of the DPP registers via the PEC occurs, or whenever a software TRAP instruction source and destination pointers. is executed, and provided that internal program memory accesses are disabled, program execution branches to an implicit external memory ad- formed by means of the Stack Pointer (SP) regisdress independent of the current CSP register contents, expecting a jump vector being situated addressing modes inot aboration with a particular there. For detailed information about the trap and Context Pointer (CP) register. The channel numinterrupt jump vector table see section 7.1 'Inter- ber of a PEC data transfer to be performed deterrupt System Structure'.

3.3 INTERNAL RAM

The ST10x166 contains 1Kbyte of on-chip dual port RAM which is organized in 512x16 bytes. Internal RAM accesses are alwaysnabled.

The system stack, the General Purpose Registers The followingsubsections describe in more detail (GPRs) and the PEC source and destination point- the organization of the system stack, of the GPRs ers are situated within the internal RAM space. Ad- and of the PEC source and destination pointers. ditionallythe internal RAM can be used for both code and data storage. The ST10x166 assembler

supports the reservation of the required internal 3.3.1 System Stack RAM areas according to the just mentioned par- The internal RAM address space from 0FBFFh ticular uses.

Code accesses are always made on even byte ad- ST10x166'ssystem stack implementation. The dedresses. Provided that the PEC source and desti- fault maximum stack size of 256 words can easily nation pointers are not required, the highest be reduced by banging the stack size (STKSZ) bit possible code storage location in the internal RAMfield in the SYSCON register, as shown in the fol-

modes if the selected DPP register points to data destination pointers are not required, the highest The external memory is not provided for single bit possible word dat storage location in the internal RAM is address 0FDFEh. For PEC data transfers, the internal RAM can be accessed dependent of

> All system stack operations are implicitly perter. The GPRs are accessed via short 2-, 4- or 8-bit mines which PEC source or destination pointers will be implicitly accessed. All of the justmioned implicit internal RAM accesses are made independent of the current DPP register contents.

> The upper portion of the internal RAM (addresses from 0FD00h to 0FDFFh) and the currently active GPRs are provided for single bit storage, and thus they are bit addressable.

downwardto 0FA00h is basically provided for the lowing table.



STKSZ	Stack Size (words)	Internal RAM Addresses (in descending order)
00b	256	0FBFFh - 0FA00h (default)
01b	128	0FBFFh - OFB00h
10b	64	0FBFFh - OFB80h
11b	32	0FBFFh - 0FBC0h

Table 3-2. Maximum System Stack Size Selection

For all system stackperations the on-chip RAM is accessed via the Stack Pointer (SP) register. The ST10x166's GPRs can basically be situated The stack growsdownwardfrom higher towards lower RAM address locations. Only word accesses (addresses from 0FA00h to 0FDFFh). A particular are permitted to the system stack. A stack overflow Context Pointer (CP) register determines the base (STKOV) and a stack underflow (STKUN) register (STKOV) and a stack underflow (STKON) register address of the currently active register bank. This are provided to control when the selected stack register bank may consist of up to 16 word GPRs area is left. These two stack boundary registers (R0, R1, ..., R15) and/or of up to 16 byte GPRs can be used not only for protection against data (RL0, RH0, ..., RL7, RH7). The sixteen byte GPRs destruction, but also to implement a circular stack are mapped onto the first eight word GPRs, as with hardware supported system stadlashing and filling.

via the SP register and the use of the STKOV and STKUN registers see section 5.3 'CPU Special Function Registers'.

3.3.2 General Purpose Registers

anywhere within the internal RAM address space shown in figure 3.4.

In contrast to the system stack, a register bank For further details about system stack addressing grows from lower towards higher address locations and occupies a maximum space of 32bytes. Short 4- and 8-bit addressing modes inoltaboration with the CP register support word or byte GPR ac-



WORD Reg		
WORD Reg		
WORD Register R10 WORD Register R9		
		WORD
WORD Register R8		Register
BYTE Register RH7	BYTE Register RL7	R7
BYTE Register RH6	BYTE Register RL6	R6
BYTE Register RH5	BYTE Register RL5	R5
BYTE Register RH4	BYTE Register RL4	R4
BYTE Register RH3	BYTE Register RL3	R3
BYTE Register RH2	BYTE Register RL2	R2
BYTE Register RH1	BYTE Register RL1	R1
BYTE Register RH0	BYTE Register RL0	

Figure 3-4. Word and Byte GPR Organization

register bank can be accessed dividually

cessesregardles of the current DPP register con- switching and an automatic saving of the previous tents. Additionallyeach bit in the currently active context. Any number of variously sized register banks, only limited by the vailable internal RAM size, can be implemented simalteously.

The ST10x166 supports fast register bank (context) switching. Based on that, multiple register For more details about GPR addressing via the CP banks can physically exist in the internal RAM at register, see the chapter 5. Advanced programthe same time. However, only the register bank se- ming methods for an optimum utilization of the lected by the CP register is active, and the remain- GPRs' features such as Context Switching, Coning register banks are inactive at that time text Packing, OverlappingRegister Banks, Local Selecting a new active register bank is simply done GPRs on the system stack and so on, are deby updating the CP register. A particular Switch scribed in chapter 13 'System Programming'. Context (SCXT) instruction performs register bank



3.3.3 Pec Source and Destination Pointers

(addresses from 0FDE0h to 0FDFEh) anerovided as source and destination address pointers for cessed independent of the current DPP register PEC data transfers.

Whenever a PEC data transfer is performed, the The upper 16 word locations in the internal RAM pair of source and destination pointers which is selected by the specified PEC channel number is accontents. If a PEC bannel is not used, the correspondingpointer locations can be used for word, As shown in figure below, a pair of source and des-byte or single bit data storage.

tination pointers is stored two subsequently following word memory locations with the source For more details about the use of the source and pointer (SRCPx) on the lower and with the destina- destination pointers for PEC data transfers refer to tion pointer (DSTPx) on the higher word address chapter 7. (x=0 to 7).







3.4 INTERNAL SPECIAL FUNCTION REGISTERS

The ST10x166 provides 512bytes of on-chip Special Function Register (SFR) space. The SFRs are mapped into the address space from 0FE00h to 0FFFFh.

The SFRs are not provided for general code or memory area is directly bit addressable. data storage, but for data storage dedicated to very Some bits in already existing SFRs and some word particular uses, mainly for coolding CPU, Peripheral and I/O functions.

According to the just mentioned control functionschip peripherals. Any intended write access to the SFRs are described in detail in one of the chap- such a reserved SFR memory space ould be ig ters 5 'CPU', 8 'Pripherals' or 10 'Parallel Ports'.

A table containing short description, symbolic addresses, physical 18-bit and short 8-bit addresses Note that any byte write to an existing SFR causes of the SFRs can be found iappendixB.

that the selected DPP register points to data page 3, any high byte, low byte or any word in the SFR memory space can be accessed avan indirector long 16-bit addressing mode.

The upper portion of the SFR memory space (addresses from 0FF00h to 0FFDFh) contains SFRs with many single flag control functions. Thus, this

locations in the SFR address space have been reserved for a future implementation of additional onnored by the machine, and any intended read will

supply a read result of '0'.

the non-addresed complementary byte to be cleared.

Most commonly, an SFR can be accessed by word via an implicit base address plus a short 8-bit offsetSome SFRs or parts of them have a restricted acaddress independent of the current DPP register cess type such as read-only or write only. For more contents. The low byte portion of an SFR (but not details, see the functional description of the correits high byte portion!) can be accessed via these spondingSFRs.

short 8 bit addressing modes. However, ovided




CHAPTER 4

ON-CHIP FLASH MEMORY

4. ON-CHIP FLASH MEMORY

The ST10F166 provides, in addition to the on-chip Optionally the FLASH Memory may be protected RAM, 32K bytes of Electrically Erasable and Re- against read and write accesses performed by programmable non-volatile (FLASH) memory. This fetch instructions from programs running in the inmemory isorganisedas 8Kx32 bits allowinga complete instruction to be read during one instruc-All control of programming and erasing the FLASH

16 bit operands usinall addressing modes of the ST10x166 instruction set.

The FLASH memory is located in segment 0 (0 to 07FFFh) during reset, and thus contains the power-on reset and interrupt vectors. To provide full flexibility in the use of the ST10F166, the FLASH memory may be remapped to segment 1 (10000 to 17FFFh) during initiation. This allows the interrupt vectors to be programmed from exter-FLASH memory can not be performed during an nal memory, while retaining the common routines erase or programming operation on the FLASH and constants programmed into the FLASH mem- memory. Therefore the ppropriat routines must ory.

For erase or program updating, the FLASH memory isorganisedinto 4 banks (12K, 12K, 6K and 2K) each of which may bendependently erased.

ternal RAM or in external memory.

tion fetch cycle. Data values stored can be read as memory is made from one Register, the FLASH Control Register (FCR), which is tually mapped into the FLASH memory space.

> The Presto F algorithm is used for liability. The typical programming time is 1,00 and erase time is 1s. The FLASH memory features a typical endurance of 100 erase/write cycles.

WARNING: Access to or code execution from the be executed from internal RAM or external mem-

ory outside of the FLASH memory address range.

HIGH VOLTAGE MANAGEMENT		
32Bits BIDIRECTIONAL INTERFACE + FLASH TIMER + PROTECTION	ADDRESS DECODER + READ/WRITE CIRCUIT	MATRIX

Figure 4-1. Flash Memory Architecture

FLASH MODES

Write mode:

This section describes the differents modes used As it is not possible to fetch instructions from and with the FLASH memory and is detailed in the fol- write to the FLASH memory at the same time, a lowing sections. Write mode has been defined. In this mode FLASH

Normal mode:

This mode is the standard mode of the FLASH memory. In this operation mode, the FLASH memory works exactly as the 32K bytes ROM of the ST10166 with the same timing and functionality. Therefore only instruction fetches or deperand reads are performed in this mode with all the ad- Therefore to write the FLASH memory, the FWE bit dressing modes of the ST10x166 instruction set.

are possible in this mode, except the protection bitFCR register are set to "1", the Erase mode is en-(RPROT) which can be modified in this mode but tered.

only from a program instruction within the FLASH In these two modes, a Verify mode is automatically

memory accesses can be made only with indirect addressing modes and FCR register is accessed with direct access modes.

In Write mode, all programming and erase operations on the FLASH memory are coothedby software with the Flash Control Register (FCR). of FCR register has to be set to "1".

To enter the Write Program mode, the FEE bit of No read or write operations on the FCR register FCR register has to be cleared. If FEE and FWE of

> entered when the programming or erase operation is ended, respectivly Program Verify Mode (PVM) and Erase Verify Mode (EVM).



Figure 4-2. Flash Modes Description

FLASH CONTROL REGISTER

During the normal operation mode, the FLASH memory is read as normal ROM memory with all addressing modes of the ST10x166.

All programming or erase operations of the FLASH memory are controlled via the Flash Control Register (FCR).

ory, FCR is locked and inactive during the normal "0" during reset. operation modes. The FLASH memory must be set

FCR. A key code sequence is used to enter the Write mode.

The FCR is virtually located within the address space of the FLASH memory (it does not occupy an absolute address) and is only accessed with a direct addressing mode.

When the segmented memory mode is abled, the data page pointer must beoasideredfor all FCR accesses.

Note 1: According to the IEEE Standard on floating gate arrays, the dilowing erminology is used: writing means a state change of the floating gate, pro- 200 $\mu s\,$ with a maximum programming time of gramming means theoadingof electrons onto the floating gate, erase means the removal of elec- quency range. trons from the floating gate.

FCR

Flash Control Register

Reset Condition0000h

15	14	13	12	11	10	9	8
FWMSET			R			BE1	BE0
7	6	5	4	3	2	1	0
woww	CKCTI 1	CKCTLO	VPPRIV	FCVPP	FBUSY	FFF	FWE

b15 = FWMSET: will be set at a logical "1", once the Write mode has been entered. This bit must be b2 = FBUSY: READ ONLYbit is set at a logical "1" programming operation. It will stay set at "1" whenset.

the operation has ended. The user must reset FWMSET to exit from the FLASH memory Write mode. At "0" during reset.

b14 to **b10** = R : reserved for future development, must be written to "0".

b8,9 = BE0,1 : select the different Banks for Erase as shown in the ollowing Table:

In state "0" during reset.

BE1	BE0	Bank	Addresses (segment0)
0	0	0	00000h to 02FFFh
0	1	1	03000h to 05FFFh
1	0	2	06000h to 077FFh
1	1	3	07800h to 07FFFh

b7=WDWW: if set at a logical "1", enables a 32 bit To prevent inadvertent writing of the FLASH mem- operation, otherwise it will be a 16 bit operation. At

into the Write mode to provide a valid access to the b5,6 = CKCTL0,1: select the FLASH internal timer as shown in Table below:

In state "0" during reset.

CKCTL1	CKCTL0	TPRG 1/TCL = 2 to 40MHz
0	0	4.10 ² TCL
0	1	4.10 ³ TCL
1	0	4.10 ⁴ TCL
1	1	4.10 ⁵ TCL

The maximum programming pulse (PT) allowed is 2.5ms. Therefore the value '00b' covers all the fre-

The maximum erasing pulse (ET) allowed is 10ms with a maximum erasing time of 30s.

At 20MHz CPU clock, '11b' is the recommended value. At 1MHz CPU clock, '01b' is the recommended value.For all otherefquencies '10b' is recommended

b4 = VPPRIV: READ ONLYbit reflects the status of VPP in the write mode. If VPP is not highough for reliableprogramming, it will be at a logical "0". The reset value depends on the status of the external Vpp on the EBC1/Vpp pin.

b3 = FCVPP: READ ONLYbit, if set at a logical "1", will indicate to the user that VPP voltage has gone below the programming threshold during a programming or erase operation. At "0" during reset.

set to "1" at each writing of the FCR for an erase or during a program/erase operation. At "0" during re-

b2 = RPROT: WRITE ONLY bit is used when the protected FLASH option is chosen. This bit, set at a logical "1" and with the option selected, will enable protection. At "1" during reset.

b1= FEE : if set at a logical "1", will enable the erase operation; otherwise "0" for the programming operation. At "0" during reset.

b0=FWE: if set at a logical "1", will enable the writing operation; the programming or eraceseration is selectedlependingon the state of FEE bit; otherwise "0" for reading mode. At "0" during reset.



FLASH MEMORY PROTECTION

FLASH memory from the internal RAM or External memory.

When this option is nabled, the configuration of the FLASH memory depends on the RPROT bit of FCR.

Protection Option	RPROT	Protection
Enabled	bit	Active
Yes	1	Yes
Yes	0	No
No	1	No
No	0	No

the FLASH memory from the internal RAM or External memory is disabled and access to FCR is al- time to set up the internal high voltage. lowed only from the FLASH memory.

To disable the protection, thelfowing instruction the FLASH memory ONLY:

> MOV MEM,Rn

where MEM is any even absolute address in the FLASH memory space. The RPROT bit of FCR (bit 2 of Rn) must be reset, the other bits of FCR are protected in the normal mode and are not affected. All erase or programming operations and verify se-

When the protection is disabled, reading of the FLASH memory can be performed from all internal or external memory. Access to FCR register and the FLASH programming or erase operations is available only after having entered the Write mode.

THE WRITE MODE

A programmable option, set by the FLASH Pro- To enter the Write mode a key code sequence of gramming Board, prevents any access to the two dummy write instructions has to be performed:

> MOV MEM, Rn MOV [Rn],Rn

where MEM is any even absolute address in the FLASH memory space and Rn a General Purpose Registerloaded with the even address of any value within the FLASH memory address space (segment 0 or segment 1).

The FWMSET bit of FCR is automatically set by the unlock sequence.

Once in Write mode, all read and write accesses to FCR are enabled. However, before performing the This bit is set at "1" during reset, so any access to FIRST programming or erase operation, a delay of 10us must be executed. The device requires this

When the FLASH memory is mapped in segment 0, it is recommended to disable the interrupts when has to be performed in the normal mode and from in write mode, as they would not be served if the program code is the FLASH memory.

> When the FLASH memory is apped in segment 1, some care must be taken for the anagement of interrupts during the write mode.

The unlock sequence and the 32-bit programming sequence must not be interrupted.

quences can be interrupted, if no FLASH reading is performed from an external program (internal RAM or external memory) during the interrupt.

To exit from the Write mode to the normal mode, the following instruction has to be performed:

> MOV MEM,Rn

where bit 15 of Rn must be "0" to disable the Write mode (FWMSET) and MEM is any even absolute address in the FLASH memory space.

Note: When the segmented memory mode is enabled, the data page pointer must benesidered for all FLASH memory accesses.



FLASH PROGRAMMING OPERATION

After the Write mode has been entered, the FLASH memory is accessed for programming with indirect addressing mode instructions. One or two words (word = 16 bits) can be programmed at once, de- _ Test FCVPP bit of FCR to verify that VPP had pendingon the WDWW bit value of FCR.

A programming operation is realized with the following sequence:

- Test VPPRIV bit of FCR to verify the correct voltage on VPP.
- Load the desired value in FCR.

15	14	13	12	11	10	9	8
FWMSET			R			BE1	BE0
1	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
WDWW	CKCTL1	CKCTLO	VPPRIV	FCVPP	FBUSY	FEE	FWE
0/1	0/1	0/1	0	0	0	0	1

ten must be confirmed in the same state at each FCR writing (especially FWMSET).

Write the FLASH memory

e.g. for one word

for two words	MOV	[Rm],R1
	MOV	[Rm],R1
	MOV	[Rm],R2

The address used for a long word write (32 bits) Rm must be an aligned even address (xxx0h,

xxx4h, xxx8h, xxxCh...) and is used as a base pointer for the FLASH memory writing. The two sequence: words to write must be contiguoussignedat an even address.

R1 contains the data to write at the first address and R2 contains the data to write at thellowing even word address.

- FLASH programming will automatically start. The programming time depends on CKCTL0,1 bits of FCR. End of programming is detected by polling on the FBUSY bit of FCR.
- the correct voltage ding programing.

After programming, the FWE bit remains at a logical "1". The Program Verify Mode (PVM), is then entered automatically. Ainternallygenerated margin voltage is applied to the FLASH, and reading valid data indicates the word has been programmed successfully.

PVM needs a double read instruction with the same operand and time to stabilize the internal circuitry.

e.g.

;

R1,[R2] MOV Time out of $4\mu s$ MOV R1,[R2]

As FCR is a virtual register, all bits previously writ-- To perform normal reading of the FLASH memory, the FWE bit must be reset.

> A programming operation of the FLASH memory can not be performed with a routine in the FLASH memory itself.

FLASH ERASE OPERATION

As for the programming operation, FLASH memory erase can be performed only inside the Write mode, with indirect addressing mode instruction.

One of the four Banks is erased performing this operation, depending on the BE0,1 bits of FCR.

An erase operation is realized with the lowing

- Program all the words of the relevant bank to 0000h.
- Test VPPRIV bit of FCR to verify the correct voltage on VPP.
- Load the desired value in FCR.



15	14	13	12	11	10	9	8
FWMSET			R			BE1	BE0
1	0	0	0	0	0	0/1	0/1
7	6	5	4	3	2	1	0
WDWW	CKCTL1	CKCTLO	VPPRIV	FCVPP	FBUSY	FEE	FWE
0	0/1	0/1	0	0	0	1	1

As FCR is a virtual register, all bits previously writ-put with data expected. This sequengearantees ten must be confirmed in the same state at each that each cell is programmedliably. FCR writing (especially FWMSET).

Perform the erase command

e.g. MOV [R0],R0

ers against inadvertent operation.

- FLASH erase will automatically start. The erase time depends on CKCTL0,1 bits of FCR. End of erase is detected by polling on the FBUSY bit of FCR.
- Test FCVPP bit of FCR to verify that VPP had the correct voltage during erase.
- Then all the FLASH memory must be read to verify the completely correct erasure. After erasure, bits FWE and FEE remain at a logical "1". The Erase Verify Mode (EVM), is then entered automatically.

accessed or a word does not return FFFFh. In dress. this case where the word is not erased, another erase operation must be performed.

EVM needs a double reading instruction with the same operand, and time for **ab**ilizing the internal circuitry.

e.g.

MOV R1,[R2] Time out of 4ms MOV R1,[R2]

- To perform a normal FLASH reading, the FWE,FEE bits must be reset.

The erase of one bank can not be performed from another bank of the FLASH memory.

PRESTO F PROGRAM WRITE ALGORITHM

Programming with Presto F algorithm consists of applying a equence of program pulses to each word until correct verify occurs. A maximum of programming operations arellowed for each word. Each program operation consists of a program command; the programming is then automatically performed. After a time out ofsta Program

Verify is then performed which compares data out-

Figure 4.3 illustrates the Presto F Program Write Algorithm.

As the program pulse varies in inverse ratio to the This special instruction for erase, guarantees us-frequency, PT=400 TCL, the number of operations allwed varies also:

N=6250/TCL with I/TCL= 2 to 40MHz.

PRESTO F ERASE ALGORITHM

Erasing with Presto F algorithm allows the electrically erasing of the selected Bank imediableway.

The algorithm starts by first programming all the words to 0000h in order to perform an uniform erasure. This step is performed by using the Presto F Program Write Algorithm.

The erase command (see erase operation) is written and erase is performed. An Erase Verify begins An internally generated margin voltage is ap- at the first address and continues until the last adplied to the FLASH memory. If the memory lo- dress is accessed or until the comparison of data to cation is erased, the Erase Verify is repeated FFFFh fails. The address of the last word verified is for the next location. This process continues for stored and a new erase operation is performed. each word of the array until the last address is Then the Erase Verify restarts from the stored ad-

Figure 4.4 illustrates the Presto F Erase Algorithm.

As the erasing pulse (ET) varies in inverse ratio to the frequency, the number of erasing operation varies also:

at 1MHz CPU clock ET = 2ms, N = 15000 at 40 MHz CPU clock ET = 10ms, N = 3000 for other fequencies $ET = 4.10^4 TCL$. N = 75.10⁴/TCL





Figure 4-3. Presto F Program Write Algorithm

4 - Flash Memory









CENTRAL PROCESSING UNIT (CPU)

5. CENTRAL PROCESSING UNIT

Basic tasks of the CPU are to fetch and decode in- the priority of the current CPU operation is less structions, to supply operands for the arithmeticthan the priority of the selected peripheral request, and logic unit (ALU), to perform operations on an interrupt will occur.

these operands in the ALU, and to store the pre- Basically, there are two types of interrupt processviously calculated results. Since a four stage pipe-ing: One type, the standard interrupt processing, line is implemented in the ST10x166, up to four instructions can be processed in a rallel. Section 5.1 describes how the ipelineworks for sequential and branch instructions in general, and which type, the PEC interrupt processing, steals just one hardware provisions have been made to speed the machine cycle from the current CPU activity to perexecution of jump instructions in particular.

SGS-THOMSON MICROELECTRONICS

With reference to instructiopipelining, most ST10x166 instructions can be regarded assing 40MHz oscillator frequency). Section 5.2 describes the general instruction timimcluding standard and exceptional timing.

While internal memory accesses are normally per- traps see chapter 7. formed by the CPU itself, all of the external mem- In contrast to other on-chiperipheals, there is a ory accesses are performed by a particular on-chip closer conjunction between the Watchdog Timer External Bus Controller (EBC) which is automat- and the CPU. If enabled, the Watchdog Timer exically invoked by the CPU whenever a code or data pects to be serviced by the CPU within a programaddressbelongsto the external memory space. If mable period of time, otherwise it will reset the possible, the CPU continues operating while an ex- chip. Thus, the Watchdog Timer is able to prevent ternal memory access is in progress. If external the CPU from going totally astray when executing data are required but are not yetvailable, or if a new external memory access is requested by the starts counting automatically, but it cardiseabled CPU before a previous access has been com- via software if desired. pleted, the CPU will be held by the EBC until the re- By any reset, the CPU is forced intopredefined quest can be satisfied. Chapter 9 is dedicated to a active state. Further particular CPU states are: The description of the external bus interfabeing serviced by the EBC.

The ST10x166 peripheals work nearly independent of the CPU with a separate clock gener- clocks are switched off. A transition into an active ator. An interchange of data and control CPU state is forced by an interrupt if being IDLE, or information between the CPU and the peripherals is done via Special Function Registers (SFRs). spectively. The IDLE, POWERDOWN and RESET Whenever peripherals non-deterministically need states can be entered by particular ST10x166 sysa CPU action, an on-chip Interrupt Controller com- tem control instructions. For more information on pares all pending peripheral service requests these states see chapter 12. against each other and prioritizes one of them. If

forces the CPU to save the current program status and the return address on the stack before branching to the interrupt vector jump table. The second form a single data transfer via the on-chip Peripheral Event Controller (PEC). System errors detected during program execution (so called executed during one machine cycle (=100ns at hardware traps), or an external non-maskable interrupt are also processed as standard interrupts with a very high priority. For more information about interrupts, PEC data transfers ahdrdware

erroneouscode. After reset, the Watchdog Timer

IDLE state where the CPU clock is switched off and the peripheral clocks keep running, and the POWER DOWN state where all of the on-chip by a reset if being in POWER DOWN mode, re-

Section5.3 describes the Special Function Regis- struction. All explicit writes to the SFR memory ters situated within the CPU core which are all space and all auto-increment or auto-decrement dedicated to particular uses, as follows:

- General System Configuration: SYSCON
- Bus Configuration: BUSCON1
- Address Select: ADDRSEL1
- CPU Status Indication and Control: PSW
- Code Access Control: IP. CSP
- Data Paging Control: DPP0, DPP1, DPP2, DPP3
- GPRs Access Control: CP
- System Stack Access Control: SP, STKUN, STKOV
- Multiply and Divide Support: MDL, MDH, MDC
- ALU Constant Support: ZEROS, ONES

5.1 INSTRUCTION PIPELINING

As mentioned in the introductional part of thisstructions, too. Although one will not notice these chapter, a four stage instructionipelineis implemented in the ST10x166. This means that instruc- troduced here to ease the explanation of the pipetion processing is partitioned in four stages ofline in the following. which each one has its individual task as follows:

1st -> FETCH: In this stage, the instruction selected by the Instruction Pointer and the Code Segment Pointer is fetched from either the internal Each single instruction has to pass through each of ROM or FLASH memory, internal RAM, or external the fourpipelinestages egardlessof whether all memory.

2nd -> DECODE: In this stage, the instructions are decoded, and if required, the operand addresses struction takes at least four machine cycles to be are calculated and the resultingperands are fetched. For all instructions which implicitly access this means smultaneous processing of up to four the system stack, the SP register is either decremented or incremented as specified. For branch in- be processed during one machine cycle as soon structions, the Instruction Pointer and the Code as thepipelinehas been filled once after reset (see Segment Pointer are updated with the desired figure 5.1). branch target addresses (provided that the branch is taken).

3rd -> EXECUTE: In this stage, an operation is performed on the previously fetchederandsin the ALU. Additionally, the condition flags in the average execution time due poipelined parallelin-PSW register are updated as specified by an in-

writes to GPRs used as indirect address pointers are performed during the execute stage of an instruction, too.

4th -> WRITE BACK: In this stage, all external operands and the emaining operands within the internal RAM space are written back.

A particularity of the ST10x166 are the so called injected instructions. These injected instructions are internally generated by the machine to provide the time needed to process instructions which cannot be processed within one machine cycle. They are automatically injected into the decode stage of the pipeline, and then they pass through the maining stages as every standard instruction. Program interrupts are performed by means of injected in-

internallyinjected instructions in reality, they are in-

5.1.1 Sequential Instruction Processing

possible stage operations are really performed or not. Since passing through oneipeline stage takes at least one machine cycle, any single incompleted. Ppelning, however, allowsparallel instructions. Thus, most of the instructions seem to

Instruction pipelining increases the average instruction throughput considered over a certain period of time. In the flowing any execution time specification of an instruction always refers to the struction processing.

\rightarrow	1 Machine Cycle	\leftarrow	time \rightarrow			
FETCH	l ₁	I2	I ₃	I 4	l5	l6
DECODE		l ₁	I2	l ₃	I4	l5
EXECUTE			l ₁	l ₂	l ₃	I4
WRITE BACK				h	I2	I ₃

Figure 5-1. Sequential Instruction Pipelining



5.1.2 Standard Branch Instruction Processing

Instruction inclining helps to speed sequential struction as shown in figure 5.2. program processing. In the case that a branch is If a conditionabranch is not taken, there is no detaken, the instruction which has already been viation from the equential program flow, and thus fetched providently is mostly not the instruction extra the is required in this case, the instrucwhich must be decoded next. Thus, at least one tion after the branch instruction will enter the deadditionalmachine cycle is normally required to code stage of the pipelineat the beginning of the fetch the branch target instruction. This extra ma-next machine cycle after decode of thenditional chine cycle is provided by means of an injected in-branch instruction.

injection							
\rightarrow	1 Machine Cycle	├		time \rightarrow			
FETCH	BRANCH	h+2	I _{TARGET}	I _{TARGET + 1}	I _{TARGET + 2}	I _{TARGET + 3}	
DECODE	In	BRANCH	(INJECT)	Itarget	ITARGET + 1	Itarget + 2	
EXECUTE		In	BRANCH	(INJECT)	Itarget	ITARGET + 1	
WRITE BACK			h	BRANCH	(INJECT)	ITARGET	

Figure 5-2. Standard Branch Instruction Processing

5.1.3 Cache Jump Instruction Processing

performed.

A jump cache has been incorporated in the ST10x166 as an optimization of onditional jupps

struction (JMPA, JMPR, JB, JBC, JNB, JNBS) is additionallystored in a cache after having been fetched.

which are processed repeatedly within a loop. After each repeatedly following execution of the Whenever a jump on cache is taken, the extra time same cache jump instruction, the jump target into fetch the branch target instruction can be saved struction is not fetched but taken from the cache and thus the coresponding cache jump instruction and immediatly injected into the decode stage of in most cases takes only one machine cycle to be the pipeline (see figure 5.3).

A time saving jump on cache is always taken after This performance is achieved by the llowing the second and any further occurence of the same mechanism. Whenever a cache jump instruction cache jump instruction, unless an instruction which passes through the decode stage of the has the fundamentabapability of changing the for the first time (and provided that the jump condi-CSP register contents (JMPS, CALLS, RETS, tion is met), the jump target instruction is fetchedTRAP, RETI) or any standard interrupt has been as usual causing a time delay of machine cy processed during the period of time between two cle. In contrast to standard branch instructions followin occurences of the same cache jump inhowever, the target instruction of a cache jump in-struction.

Injection → 1 Machine ← Cycle			Injection of Cached Target Instruction			
FETCH	I _{n +2}	I _{TARGET}	I _{TARGET + 1}	In+2	I _{TARGET + 1}	I _{TARGET + 2}
DECODE	Cache Jump	(INJECT)	Itarget	Cache Jump	TARGET	ITARGET + 1
EXECUTE	In	Cache Jump	(NJECT)	In	Cache Jump	TARGET
WRITE BACK		h	Cache Jump		¥	Cache Jump
1st loop iteration			Repeated loop iteration			

Figure 5-3. Cache Jump Instruction Pipelining



5.1.4 Particular Pipeline Effects

Explicit Stack Pointer Updating

Since up to four different instructions are processed Any of the RET, RETI, RETS, RETP or POP instrucsimultaneously, additional hardware has been spenttions is not capable of correctly using a new SP regin the ST10x166 to consider all causal dependencies ister value which is to be updated by an immediately which may exist on instructions in different pipelingpreceding instruction. Thus, if one wants the new SP stages without a loss of performance. This extra register value to be used without erroneously perhardware (i.e. for 'forwarding' operand read and formed stack accesses, one must put at least one inwrite values) avoids that the pipeline becomes no- struction between an explicitly SP-writing and any ticeable for the user in most of the cases. subsequent of the just mentioned implicitly SP-using

However, there are some very rare cases where one must pay attention to the circumstance that the ln ST10x166 is a pipelined machine. Intelligent ST10x166 tools like the simulator and the emulator In+1 support the user by easing the association with the following particular pipeline effects.

Context Pointer Updating

An instruction which calculates a physical GPR operand address via the CP register is mostly not capa-

instructions, as shown in the following example:

MOV SP. #0FA40h ; select a new top of stack

must not be an instruction pping

operands from the system stack

POP R0 In+2

pop the word value from the new top of stack into GPR 0

Controller(EBC). Since the predefined priority of

Data, 2nd Fetch Code, 3rd Read Data, the se-

diverge from the sequence of the cesponding

external memory accesses is as follows, 1st Write

quence of instructions processed by the CPU may

external memory accesses performed by the EBC

ble of using a new CP value which is to be updated External Memory AccesSequences by an immediately preceding instruction. Thus, if one The effect described here will only become noticesurely wants the new CP value to be used, one must able if one looks at the external memory access seput at least one instruction between a CP-changing quences on the external bus (i.e. by means of a and a subsequent GPR-using instruction, as shown Logic Analyzer). Differentipelinestages can simultaneously put a request on the External Bus in the following example:

In SCXT CP. #0FC00h ; select a new context

- I_{n+1}
- ; must not be an instruction using a GPR MOV R0, #dataX n+2
 - ; write to GPR 0 in the new context

Data Page Pointer Updating

Timing

An instruction which calculates a physical operand duces the average instruction processing time in a address via a particular DPPn (n = 0 to 3) register is wide scale (from four to one machine cycles). Howmostly not capable of using a new DPPn register ever, there are some rare cases where a particular value which is to be updated by an immediately pre-pipeline situation causes a single instruction proc-ceding instruction. Thus, if one surely wants the new essing time to be extended either by a half or by DPPn register value to be used, one must put at one machine cycle. Although thas ditionaltime least one instruction between a DPPn-changing in-represents only a tiny part of the total program exestruction and a subsequent instruction which implic cution time, it might be of interest to avoid these itly uses DPPn via a long or indirect addressing pipeline-caused time delays in time critical promode, as shown in the following example: gram modules. MOV DPP0, #4

Besides a general execution time description, section 5.2 provides some hints how one can optimize time-critical program parts with regard to such pipeline-caused timing particularities.

In+1

l_n

- must not be an instruction using DPP0 (for long or indirect addresses from 0000h ; to 3FFFh)
- MOV 0000h, R1 In+2 move contents of GPR 1 to address location 0000h (in data page 4) supposed that segmentation is not disabled

; select data page 4 via DPP0



5.2 INSTRUCTION STATE TIMES

1 [State] = 2 x 1/f osc [s]; for f osc = variab le = 50 [ns] ; for 6sc = 40MHz

- Basically, the time to execute an instruction de-[ACT]: pends on where the instruction is fetched from, and where possible operands are read from or written to. The fastest processing mode of the ST10x166 is to execute a program fetched from the internal program memory. In that case, most of the instructions can be processed within just one machine cycle, which also represents the general minimum execution time.
- All of the external memory accesses are performed by the ST10x166 on-chip External Bus Controller (EBC) which works in parallel with the CPU. Mostly, instructions from the external memory can not be processed as fast as instructions from the internal program memory, because some data transfers which internally can be performed in parallel, have to be performed sequentially via the external inter-1xACT face. In contrast to internal program memory program execution, the time required to process an external program additionally depends on the length of the instructions and operands, on the selected bus mode, and on the duration of an external 1x ACT=3 + (15 -MCTC) + (1 - MTTC memory cycle which is partly selectable by the user.
- This ALE (Address Latch Enable) Cycle Time specifies the time required to perform one external memory access. One ALE Cycle Time consists of either two (for a non-multiplexed external bus mode) or three (for a multiplexed external bus mode) state times plus a number of state times which is determined by the number of wait states programmed in the MCTC (Memory Cycle Time Control) and MTTC (Memory Tristate Time Control) bit fields of the SYSCON register plus one state time if ALECTL1 bit of ADDRSEL1 register is set to '1'.

In the case of the non-mitiplexed external bus mode:

- =(2+(15 MCTC)+(1 MTTC))
 - +(ALECTL1))xStates
- = 100ns ... 900ns ; for 6sc = 40MHz In the case of the multiplexed external bus modes:
- +(ALECTL1)) x States
- = 150ns ... 950ns ; for 6sc = 40MHz

Processing a program from the internal RAM space is not as fast as execution from the internal ROM The total time (Tot) which a particular part of a proarea, but it offers a lot of flexibility (i.e., for end of linegram takes to be processed can be calculated by programming where a program could be loaded into the sum of the single instruction processing times the internal RAM via the chip's serial interface). (T_{In}) of the considered instructions plus an offset

The following description allows evaluating the value of 6 state times which considers the solitary minimum and maximum program execution times. filling of the ipeline as follows:

This will be sufficient for most of the requirements. Ttot = TI1 + TI2 + ... + TIn + 6 x States

This section is arranged in subsections of which the The time Tin which a single instruction takes to be first one defines the subsequently used time units, processed consists of a minimum numberm(7 the second contains an overview about the mini-plus an additional number (Tadd) of instruction mum (standard) state times of the ST10x166 in- state times and/or ALE Cycle Times, as follows: structions, and the third describes the exceptions $T_{In} = T_{Imin} + T_{Iadd}$ from that standard timing.

5.2.1 Time Unit Definitions

The followingtime units are used to describe the instruction processing times:

- [f_{OSC}]: Oscillator frequency (may beriable from 2MHz to 40MHz).
- [State]: One state time is specified by two times an oscillator period. Henceforth, one State is used as the basic time unit, because it represents the shortest period of time which has to be maidered or instruction timing evaluations.

5.2.2 Minimum State Times

The following able 5.1 shows the minimum number of state times required to process a SJR 166 instruction fetched from the internal ROMmin (ROM)). The minimum number of state times for instructions fetched from the internal RAM (RAM)), or of ALE Cycle Times for instructions fetched from the external memory (nTn (ext)), can also be easily calculated by means of table 5.1.

Most of the ST10x166 instructions - except some of the branches, the multiplication, the division and a special move instruction - require a minimum of two state times. In the case of internal ROM pro-



gram execution there is no execution tidepend-For 4-byte instructions: ency on the instruction length except for some spe-T_{lmin}(RAM) =T_{lmin} (ROM) + 6 x States cial branch situations. The injected target In contrast to the internal ROM program execution, instruction of a cache jump instruction can be con the minimum time Thin(ext) to process an external sidered for timing evaluations as fingexecuted instruction additionally depends on the instruction from the internal ROM gegardles of which memlength. T_{min}(ext) is either 1 ALE Cycle Time for ory range the rest of the current program is really most of the 2-byte instructions, or 2 ALE Cycle fetched from. Times for most of the 4-byte instructions. The fol-For some of the branch instructions, table 5.1 rep- lowing formula represents the minimum execution resents both the standard number of state times time of instructions fetched from an external memwhich means that the corrpsndingbranch is ory via a 16-bit data bus: taken, and anadditiona **T**_{lmin} value in parentheses For 2-byte instructions: which refers to the case that either the branch con T_{Imin}(ext)=1xACT + (T_{min}(ROM) - 2) x States dition is not met or that a cache jump is taken. For 4-byte instructions: Instructions executed from the internal RAM require the same minimum time as if being fetched TImin(ext)=2xACTs + (Tmin(ROM) - 2) x States from the internal ROM plus an instruction-length For instructions fetched from an external memory dependent number of state times, as follows: via an 8-bit data bus, the minimum number of re-For 2-byte instructions:

T_{Imin}(RAM) =T_{Imin} (ROM) + 4 x States

quired ALE Cycle Times is twice the number for a 16-bit bus.

Instruction	T _{Imin} (ROM) [States]	T _{Imin} (ROM) (at 20MHz CPU Clock)	Unit
Any (except the following) CALLI, CALLA CALLS, CALLR, PCALL JB, JBC, JNB, JNBS JMPS JMPA, JMPI, JMPR MUL, MULU DIV, DIVL, DIVU, DIVLU MOV[B] Rn, [Rm + #data 16] RET, RETI, RETP, RETS TRAP	2 4 (2) 4 4 (2) 4 4 (2) 10 20 4 4 4 4 4	100 200 (100) 200 (100) 200 (100) 200 (100) 500 1000 200 200 200 200 200 200 200 200 200 200	ns ns ns ns ns ns ns ns ns ns ns ns

Table 5-1. Minimum Instruction State Times

5.2.3 Additional State Times

1) Internal ROM operand reads: T_{ladd} = 2x States

Both byte and word operand reads always require

As described in theoflowing some operand accesses can extend the execution time of an instruction, T_n. Since the additionaltime, T_{ladd}, is mostly caused by internal instructicipediningit

2 additional state times. 2) Internal RAM operand reads via indirect addressing modes: Tladd = 0 or 1 x State

often will be possible to evade these timing effects in time-critical program modules by means of a Reading a GPR or any other directly addressed operand wibin the internal RAM space does NOT suitable rearrangement of the corposeding instruction sequences. The ST10x166 simulator and cause additional state times. However, reading an emulator offer many facilities which support the indirectly addressed internal RAM operand will exuser in optimizing the program whenever required, tend the processing time by 1 state time if the pre-



ceding instruction auto-increments or auto-decre-5) External operand writes: ments a GPR as shown in theollowingexample: Tladd = 0 x State ... 1 x ACT

In MOV R1.[R0+]

- ; auto-increment R0
- MOV [R3], [R2] I_{n+1} ; if R2 points into the internal RAM space: ; T_{ladd} = 1 x State

avoided by putting another suitable instruction be-state times and 1 ALE Cycle Time. This is because fore the instruction 1 indirectly reading the internal RAM.

3)Internal SFR operand reads:

 $T_{ladd} = 0, 1 x$ State or 2 x States

Mostly, SFR read accesses do NOT require additional processing time. In some rare cases, how- and. ever, either one or two additional state times will be 6)Testing Branch Conditions: caused by particular SFR operations, as follows:

Reading an SFR immediately after an instruction which writes to the internal SFR space, as shown in the following example:

MOV T0, #1000h In ; write to Timer 0

ADD R3, T1 I_{n+1}

- ; read from Timer 1: Indd = 1 x State
- Reading the PSW register immediately after an instruction which implicitly updates the condi- 1_{n+1} tion flags, as shown in the llowing example:
- ADD R0. #1000h l_n ; implicit modification of PSW flags I_{n+1}
 - BAND C, Z ; read from PSW: Tadd = 2 x States
- Implicitly incrementing or decrementing the SP7) Jumps into the internal ROM space: register immediately after an instruction which Tladd = 0 or 2 x States explicitly writes to the SP register, as shown in As already described, standard jumps into the inthe followingexample:
- MOV SP. #0FB00h l_n ; explicit update of the stack pointer
- SCXT R1, #1000h I_{n+1} ; implicit decrement of the stack pointer: ; T_{ladd} = 2 x States

In these cases, the extra state times can be avoided by putting other suitable instructions before the instruction In+1 reading the SFR.

External operand reads: T_{ladd} = 1 x ACT

Any external operand reading via a 16-bit data bus In+1 requires one additional ALE Cycle Timeading word operands via an 8-bit data bus takes twice as much time (2 ALE Cycle Times) as the reading of A cache jump, which normally requires just 2 state byte operands.

Writing of an external operand via a 16-bit data bus takes one additional ALE Cycle Time. For timing calculations of external program parts, this extra time must always be considered. The value of which must be considered for timing evaluations of In this case, the additional time can simply be internal program parts, may fluctuate between 0 external writes are normally performedpiarallel to other CPU operations. Thus, and could already have been considered in the standard processing time of another instruction. Writing a wopderand via an 8-bit data bus requires twice as much time (2 ALE Cycle Times) as the writing of a byte oper-

 $T_{ladd} = 0$ or 1 x States

Mostly, NO extra time is required for monditional branch instructions to decide whether a branch condition is met or not. However, and ditional state time will be caused if the preceding instruction writes to the PSW register, as shown in the following example:

- BSET USR0 In
 - ; write to PSW
 - JMPR cc_Z, label ; test condition flag in PSW: $T_{ladd} = 1 \times State$

In this case, the extra state time can simply be intercepted by putting another suitable instruction before the onditionabranch instruction.

ternal ROM space require 4 state times to be executed. This minimum time will be extended by 2 additionalstate times, if the branch target instruction is a double word instruction an an aligned double word location (xxx2h, xxx6h, xxxAh, xxxEh), as shown in theoflowing example:

label

anynon-aligneddouble word instruction ; (i.e. at location 0FFEh)

JMPA cc_UC, label

; if a standard branch is taken:

; T_{ladd} = 2 x States (T_{in} = 6 x States)

times, will be exended by 2 additionaltate times if both the cached jump target instruction and its



successor instruction are non-aligned double wordSYSCON (FF0Ch / 86h) instructions, as shown in the lowing example:

label

anynon-aligneddoubleword instruction ; (i.e. at location 12FAh)

I++1

; anynon-aligneddoubleword instruction ; (i.e. at location 12FEh)

 I_{n+1} JMPR cc UC, label

xxx8h, xxxCh).

; provided that a cache jump is taken: $T_{ladd} = 2 x States (T_n = 4 x States)$

If required, these extra state times can beoided to aligneddoubleword addresses (xxx0h, xxx4h,

5.3 CPU SPECIAL FUNCTION REGISTERS

The core CPU requires a set of Special Function Registers (SFRs) to maintain the system state in- b11 = SGTDIS: Segmentation Disable controle bit: formation, to supply the ALU with register-addressable constants and to control system configuration, for segment address muliply and divide ALU operations, code memory segmentation, data memory paging, and accesses onto the General Brpose Registrs and the System Stack.

The access mechanism for these SFRs in the CPU core is identical to the access mechanism for any other SFR. Since all SFRs can simply be controlled by means of any instruction which is capable of addressing the SFR memory space, a lot dexibilit has been gained, and the need to create a set of system specific instructions was avoided. Note, however, that there are user access restrictions for some of the CPU core SFRs to ensure proper processoroperations

The PSW, SP, and MDC registers can be modified not only explicitly by the programmer, but also im-b7,b6 = BTYP: External Bus Configuration Control plicitly by the CPU during formal instruction processing. Note that any explicit programmer's write b4 =RWDC: Read/Write Delay Control. request to an SFR supersedes a simaliteous modification by hardware of the same register.

Note furthermore, that any byte write operation to an SFR clears thenon-addresed complementary byte within the specified SFR. Note also that nonimplemented (reserved) SFR bits can not be modified, and will always supply a read value of '0'.

System Configuration Register

Reset Values: 0000h, 0400h, 0440h, 0480h or 04C0h

15	14	13	12	11	10	9	8
R	STI	ksz	RDYEN	SGTDIS	BUSACT	BYTDIS	CLKEN
7	6	5	4	3	2	1	0
ВТ	ΥP	мттс	RWDC		мс	тс	

b15 = R: Reserved.

by allocating double word jump target instructionsb14,b13 = STKSZ: Maximum System Stack Size Selection of between 32 and 256 words.

> **b12** = RDYEN: **READY** Input Enable control bit: RDYEN = 0: READY disabled; pin can be used for normal I/O

RDYEN = 1: READY enabled; pin used for **READY** input

SGTDIS = 0: A16 and A17 enabled;Port 4 used

SGTDIS = 1: A16 and A17 disabled: Port 4 can be used for normal I/O

b10 = BUSACT: Bus Active Control Bit

b9 = BYTDIS: Byte High Enable BHE) pin control bit:

BYTDIS = 0: BHE enabled

BYTDIS = 1: BHE disabled; pin can be used for normal I/O

b8 =CLKEN: System Clock Output (CLKOUT) Enable bit:

CLKEN = 0: CLKOUT disabled; pin can be used for normal I/O

CLKEN = 1: CLKOUT enabled; pin used for system clock output

b5 =MTTC: Memory Tri-state Time Control

b3,b2,b1,b0 =MCTC: Memory Cycle Time Control.



5.3.1 SYSCON: System Configuration Register

tem configuration and control functions. There arein the SYSCON register are provided for varying five different reset values for the SYSCON register, external bus timing parameters as follows. The because the BTYP bit field and the BUSACT bit are Memory Cycle Time can be extended within a initialized during resetdependenton the state of the BUSACT, EBC0 and EBC1 input pins.

5.3.1.1 INTERNAL ROM OR FLASH MEMORY/EX-TERNAL MEMORY ACCESS MODE SELECTION

A two-bit field, BTYP, and BUSACT, reflect the selected external bus configuration, as shown in ta-programming a time delay of either 0 or 0.5 state ble 5.2.

BTYP bits and the BUSACT bit are always readand writeable bits egardles of the bus configuration selected during reset. But after the EINIT instruction (end of initialization), only the external memory accesses. Table 5.3 summarizes bus configuration can behanged at any time. When the SYSCON parameters are modified during initializaton, an instruction from a source (ex- After reset, the MCTC, MTTC and RWDC are all internal bus or internal ROM) which is to be switched itialized to zero. Thus, even very slow memories must not be performed. (e.glisabling the external bus when executing from external memory)!

Switching between the bus modes can also be per- 5.3.1.3 BYTE HIGH ENABLE PIN CONTROL (VIA BYTformed with the BUSCON1 register. (see section DIS) 5.3.1.5 for further information).

Note that the selection of a multiplexed external tive low Byte High Enable B(HE) pin. The function bus configuration automatically extends the Mem- of the BHE pin isenabledif the BYTDIS bit conory Tri-State Time by one state time (1 state time=2 x 1/bsc).

Single Chip Mode and the estnal bus configuration modes, see section 9.1.

5.3.1.2 EXTERNAL BUS TIMING CONTROL (VIA MCTC, MTTC, RWDC)

This bit-addressable register provides general sys-The MCTC bit field and the MTTC and RWDC bits range from 0 to 15 state times by means of the MCTC bit field (1 state time = 2×10 kc). By means of the MTTC bit, the Memory Tri-State time can be extended by either 1 or additionalstate time. The Memory Tri-State Time iadditionally extended by one state time whenever a multiplexed external bus configuration is selected. The RWDC bit allows times between the falling edges of the ALE and the Read/Write signals. This read/write delay does not extend the general memory access time. Note that additionaexternal wait states do not slow down inthe SYSCON control functions for the external bus timing.

will be accessed correctly.

The BYTDIS bit is provided for controlling the actains a '0'. Otherwise, it is is abled and the pin can be used as standard I/O pin. TheHE pin is implic-For further information and for examples about theitly used by the External Bus Controller to select one of two byte-organized memory chips which are connected with the ST10x166 via a word wide-external data bus. After reset, BYTDIS is initialized to zero.

> For further information about the use of **BHE** pin see chapter 10.

BUSACT	BTYP	Reset	During Init	After Init
0	00	ROM enable Seg. 0 No ext. Bus	ROM enable Seg. 0	No Action
0	01	(Reserved)	ROM enable Seg. 1	No Action
0	10	(Reserved)	Disable ROM	No Action
0	11	(Reserved)	Disable ext. Bus	No Action
1	00	8-Bit Non-Mux no ROM	8-Bit Non-Mux	8-Bit Non-Mux
1	01	8-Bit Mux no ROM	8-Bit Mux	8-Bit Mux
1	10	16-Bit Mux no ROM	16-Bit Mux	16-Bit Mux
1	11	16-Bit Non-Mux no ROM	16-Bit Non-Mux	16-Bit Non-Mux

Table 5-2. External Bus Configuration via BUSACT, BTYP bit field



Control Parameter	Value	Number of Additional State Times	Affected Time
мстс	0000b 0001b	15 14	Memory Cycle Time
	0010b	13	
	0011b	12	
	0100b	11	
	0101b	10	
	0110b	9	
	0111b	8	
	1000b	7	
	10010	6	
	10100	5	
	10110	4	
	11000	3	
	1110b	1	
	11116	0	
		Ŭ	
мттс	0b	1	Memory Tri-State Time
	1b	0	
		-	
RWDC	0b	0	Read/Write Signal Delay
	1b	0	
ВТҮР	00b	0	Memory Tri-State Time
	01b	1 (implicit)	(implicit for multiplexed
	10b	1 (implicit)	bus configurations)
	11b	0	

Table 5-3. SYSCON External Bus Timing Control Functions

5.3.1.4 READY PIN CONTROL (VIA RDYEN)

The RDYEN bit provides an optional Data-Ready function via the active lowEADY input pin, to allow an external memory controller peripheralso determine the duration of an external memory ac- cess depending on the state of tREADY line. cess. The Data-Ready function isnabledby setting the RDYEN bit to '1'. In this case, port pin the READY input pin must be activated for every P3.14 takes on its alternate function as active low external memory access. Otherwise, the system READY input pin. An active low signal on the would be halted until a reset occurs. No time-out **READY** input pin signifies that data **as** allable and must be latched by the on-chip External Bus provided for that case. Controller. Note, that it is the useresponsibilit to set the direction of the EADY pin to input before using this function.

0 to 2 of SYSCON register are cleared, the external bus timing is only determined by tREADY pin, the MTTC bit, the RWDC bit and by the selected external bus mode. If 1 to 7 wait states are programmed in bits 0 to 2 of the MCTC field, the CPU will first insert the selected number of wait states SYSCON.3 = 0:Synchronous READY input

into the memory cycle (Cycle Time Wait States), regardlessof the state of the READY line. Then after the wait state time has expired, the CPU will check theREADY line and delay the memory ac-

Warning: If the Data-Ready function is enabled, protection other than a Watchdog Timer overflow is

In order to allow one to interface to a variety of peripherals, support for both asynchronous and synchronous modes of operation is provided. If the When the Data-Ready function is enabled and bits Data-Ready function is enabled, bit 3 in the SY-SCON register (the MSB of the MCTC bit field) determines whether the READY input pin is to be used in asynchronous or syhronous mode:

SYSCON.3 = 1:Asynchronous READY input



In the asynchronous mode of operation, the physical address generation. This means also that READY input signal is internally synchronized to the pins of Port 4 can be used as standard I/O pins. the microcontroller's operation. In this case, an ad-In the case of the segmented memory mode ditional delay of up to two state times may be re- (SGTDIS = '0'), the CSP and DPP registers are used quired in order tenternally synchronize the signal. for the generation of physical 18-bit addresses as

In the synchronous mode of operation, it is the described in sections 5.3.6 and 5.3.7. The pins of user's resonsibility o ensure that the READY in-Port 4 are used as address pins A17 and A16 proput signal meets the specified setup and hold vided that an external bus has been configured. times. In order to obtain the necessary timing infor-Whenever the segmented memory mode is semation and to perform external synchronization, lected, the CSP register is pushed onto the system the Clock Output function can be used. stack in addition to the IP register before an interrupt

After reset, the Data-Ready function disabled.

5.3.1.5 CLOCK OUTPUT PIN CONTROL (VIA CLKEN)

lected by default. The Clock Output function is enabled by setting the CLKEN bit of the SYSCON register to '1'. If en-

abled, port pin P3.15 takes on its alternate function 5.3.1.7 MAXIMUM SYSTEM STACK SIZE SELECas CLKOUT output pin. The Clock Output is a 50% TION (VIA STKSZ)

table below.

duty cycle clock whose frequency is half the oscil-The maximum size of the system stack is directly lator frequency (fut = fosc/2). For a 40MHz clock oscillator, the CLKOUT frequency is 20MHz.

Note that it is the user's responsibility to set the di-

rection of the CLKOUT pin to output and to write a Table 5-4. Maximum System Stack Size '1' into port latch P3.15 before using this function.

After reset, the Clock Output functiondisabled.

5.3.1.6 NON-SEGMENTED MEMORY MODE SELEC-TION (VIA SGTDIS)

The SGTDIS bit allows selecting either the segmented or non-segmented memory mode. In the

case of the non-segmented memory mode (SGTDIS = '1'), the entire address space is restricted to 64 diately affect the physical stack addregenera-Kbytes (segment 0), and thus all addresses can be tion via the SP register described in section 5.3.9. represented by 16-bits. Thus, the contents of the After reset, the maximum stack size of 256 word lo-CSP register are totally ignored, and only the two cations is selected by default.

> SGS-THOMSON No microelectronics

least significant bits of the DPP registers are used for

STKSZ	Maximum System Stack Size
00b	256 words
01b	128 words
10b	64 words
11b	32 words

service routine is entered, and it is repopped when

After reset, the segmented memory mode is se-

determined by the two-bit field STKSZ as shown in

the interrupt service routine is left again.

Note that the contents of the STKSZ bit field imme-

5 - Central Processing Unit

Figure 5-4. Partitioning Example with BUSCON1 and SYSCON

	Segment 0	
FFFF		External Memory Accessed via SYSCON Parameters
C000		
	16K Range, Start Address 8000h (32K)	External Memory Accessed via BUSCON1 Parameters, e.g. 8Bit Data Multiplexed Bus, 2 Wait-States-READY enabled
8000		
		External Memory Accessed via SYSCON Parameters, e.g. 16Bit Data Non- Multiplexed Bus, No Wait-State
0000		

BUSCON1 (FF14h / 8Ah)

Bus Configuration Register

Reset Value:0000h

15	14	13	12	11	10	9	8
	R		RDYEN1	R	BUSACT1	ALECTL1	R
7	6	5	4	3	2	1	0
BT	YP	MTTC1	RWDC1		мс	тс	

b15,b14,b13,b11,b8 =R: Reserved.

b12 = RDYEN1: READY Input Enable control bit: RDYEN = 0: READY function disabled for BUSCON1 accesses RDYEN = 1: READY function enabled for BUSCON1 accesses b10 = BUSACT1: Bus Active Control Bit. b9 = ALECTL1: ALELengtheningControl Bit

b5 = MTTC1: Memory Tri-state Time Control b4 = RWDC1: Read/Write Delay Control. b3 to b0 = MCTC: Memory Cycle Time Control.

ADDRSEL1 (FE18h / 0Ch)

Address Select Register

Reset Value:0000h

15	14	13	12	11	10	9	8
		F	र			RGSA	.D[65]
7	6	5	4	3	2	1	0
	R	GSAD[4	0]			RGSZ	

b15 to b10=R: Reserved.

b9,b3 =RGSAD: **BUSCON1** Address Range Start Address Selection.

b2,b1,b0 =RGSZ: BUSCON1 Address Range Selection.



5.3.2 BUSCON1: Bus Configuration Register

lows the automatic selection of a different bus con-ROM or FLASH space through the BUSCON1 regisfiguration. It includes all control bits of the SYSCON register relevant for configuring.

There are three different methods to lengthen an 5.3.3 ADDRSEL1: ADDRESS SELECT access to external memories or peripherals. One is REGISTER

another is using MTTC to lengthen the end of a bus the BUSCON1 register will control the external bus cycle, and the third is the ALECTL1 (ALE Control configuration. Bit) of BUSCON1 to lengthen the ginning of a bus cycle.

After reset, the ALECTL1 bit is reset. For peripheral components equiringa longer ALE pulse, longer address setup, and hold times, the ALECTL1 bit must be set to "1". Then any access within the address range specified by the AD-DRSEL1 register islengthenedby one machine state (50ns @ 20MHz CPU clock). The ALE signal is lengthened by one TCL (TCL=1/2 machine state), and the address hold time after ALE is also address can only be specified inoundariesdeterlengthenedby one TCL.

After reset, all bits of the BUSCON1 register are cleared. As opposed to SYSCON register, the state of the external bus control pins EBC0, EBC1 and BUSACT are not opiedinto BUSCON1 after reset.

To enable the BUSCON1 register, an address range plus a start address must be specified is 256 Kbyte (two blocks of 128 Kbyte). Bits 3 to 9, through ADDRSEL1 register, then BUSCON1 register must be programmed to the desired bus con- DRSEL1, canbe ragarded as the most significant figuration and the BUSACT1 control bit must be address bits of the selected address range. Thus, set. The BUSCON1 register will then take control dependingon the selected range size, only a part of the external bus when an access to the specified of this bit field is relevant for specification of the address range is performed, otherwise the SY- start address. This is shown in the lowing able SCON parameters control the external bus charac- (x = don't care; R = relevant bit): teristics.

Figure 5.4 shows an example of control of partitions of the external address range by SYSCON and BUSCON1.

Warning: The BUSCON1 register controls only the external bus. It's not possible to control the on-chip ter. This can only be done with SYSCON register.

using MCTC to lengthen the middle of a bus cycle, This register specifies the address space in which

This register is divided into three parts. Bits 0 to 2, RGSZ (Range Size Selection bit field), specify the address range according to thellowingable 5.5:

The next bit field, bits 3 to 9, Range Start Address specified the start address of the address range. The third field of register ADDRSEL1, bits 10 to 15, is reserved for future expansion.

There is a fixed relationship between the range size and the range start address. The range start

mined by the selected range size. That is, for a range size of 16Kbyte, the start address of this range can only be programmed to 16Kbyte boundariesFor a range size of 2Kbyte, the start address can be programmed to any 2Kbyte address boundary. If the range size is 128Kbyte, then for the ST10x166 the start address can only be 0Kbyte or 128Kbyte, since the total address range the Address Start Location bit field of register AD-

Range Size RGSZ	Selected Address Range	Relevant Bits of Range Start Address
000	2 KByte	RRRRRR
001	16 KByte	RRRRxxx
010	32 KByte	RRRxxxx
011	64 KByte	RRxxxxx
100	128 KByte	Rxxxxx
101	reserved	-
110	reserved	-
111	reserved	-

Table 5-5. Address Range Selection



5.3.4 PSW: Processor Status Word

PSW (FF10h/88h)

This bit-addressable register reflects the current Processor Status Word Register state of the microcontroller. It is subdivided into two Reset Value :0000h

parts of which the first one contains bits which rep-
resent the current ALU status, and the second bits
which determine the current CPU interrupt status. \lceil
A separate bit (USR0) within the PSW register is \Box
provided for use as general purpose flag.

5.3.4.1 ALU STATUS (N, C, V, Z, E, MULIP)

The condition flags of the PSW (N, C, V, Z, E) indicate b15,b14,b13,b12 = ILVL: This field represents the the ALU status due to the last recently performed ALU operation. They are set by most of the instructions due to specific rules which depend on the ALU or data movement operation performed by an instruction.

After execution of an instruction which explicitly updates the PSW register, the condition flags can not be interpreted as described in the following because any b11 = IEN: This bit globallg nablesor disables acexplicit write to the PSW register supersedes the con- ceptance of interrupts. dition flag values which are implicitly generated by the IEN = 0: CPU Interrupts disabled. CPU. Explicitly reading the PSW register supplies a read value which represents the state of the PSW reg- b10 = HLDEN: Bus Arbitration Enable Bit ister after execution of the immediately preceding instruction.

- E-Flag: The E-flag can be altered by instructions which perform ALU or data movement operations. The E-flag is cleared by those instructions which can not be reasonably used b6 = USR0: This bit is provided as the user's genfor table searchoperations In all other cases, the E-flag is setdependingon the value of the source operand to signify whether the end of a search table is reached or not. If the value of the source operand of an institution equals the lowest negative number which is representable by the data format of the coerspondinginstruction('8000h' for the word data type, or '80h' for the byte data type) the E-Flag is set to '1', otherwise it is cleared.
- Z-Flag: The Z-Flag is normally set to '1' if the result of an ALU operation equals zero, other- b2 = V: This bit represents an overflow result from wise it is cleared.

For the addition and subtraction with carry, the Z-flag is only set to '1' if the **Z**ag already con tains a '1', and if the result of the current ALU operation addionally equalszero. This mechanism is provided for the support of the pre cision alculations or Boolean bit operations with only one operand, the Z-flag represents the logical negation of the previous state of the specified bit.

15	14	13	12	11	10	9	8
	IL	VL		IEN	HLDEN		R
7	6	5	4	3	2	1	0
R	USR0	MULIP	Е	z	v	С	N

current interrupt level being serviced by the CPU. Upon entry into an interrupt routine, the four bits of the priority level of the **knowledgednterrupt** are copied into this field. By modifying this field, the priority level of the current CPU task can be programmed.

IEN = 1: CPU Interruptsenabled.

HLDEN = 0:HOLD/HLDA/BREQ disabled. HLDEN = 1:HOLD/HLDA/BREQenabled. Pin P2.13-P2.15 are used for these functions

,b9,b8,b7 =R: Reserved.

- eral purpose flag.
- b5 = MULIP: This bit specifies that a multiply divide operation was interrupted before completion.
- MULIP = 0: No multiply/divide operation in progress.
- MULIP = 1: Multiply/divide operation in progress.
- b4 = E: This bit supports table search operation by signifying the end of a table.
- b3 = Z: This bit represents a zero result from the ALU.
- the ALU.
- b1 = C: This bit represents a carry result from the ALU.
- b0 = N: This bit represents a negative result from the ALU.



For Boolean bit operations with two operands, the Z-flag represents the logical NORing of the two specified bits. For the prioritize ALU operation, the Z-flag allows a differentiation of the two cases which cause a result of zero.

V-Flag: For the addition, subtraction and 2's complementation, the V-flag is always set to '1' if the result overflows the maximum range of signed numbers which are representable by either 16 bits for word operations ('-8000h' to '+7FFFh'), or by 8-bits for byte operations ('-80h' to '+7Fh'), otherwise the V-flag is cleared. Note that the result of an integer addition, integer subtraction, or 2's complement is not valid if the V-flag signifies an arithmetic overflow.

For the multiplication and division, the V-flag is set to '1' if the result can not be represented in a word data type, otherwise it is cleared. Note that a division by zero will always cause an overflow. In contrast to the result of a division, the result of a multiplication is valid regardless of whether the V-flag is set to '1' or not.

Since logical ALU operations can not produce an invalid result, the V-flag is cleared by these operations.

The V-flag is also used as 'Sticky Bit' for rotate right and shift right operations. With only using the C-flag, a rounding error caused by a shift right operation can be estimated up to a quantity of one half of the LSB of the result. In conjunction with the V-flag, the C-flag allows evaluating the rounding error with a finer resolution, as shown in table below. For Boolean bit operations with only one operand, the V-flag is always cleared. For Boolean bit operations with two operands, the V-flag represents the logical ORing of the two specified bits.

C-Flag: After an addition, the C-flag indicates that a carry from the most significant bit of the specified word or byte data type has been generated.

After a subtraction or a comparison, the C-flag indicates a borrow which represents the logical negation of a carry for the addition. This means that the C-flag is set to '1' ifo carry from the most significant bit of the specified word or byte data type has been generated during a subtraction which is perfoed internallyby the ALU as a 2's complement addition, and the Cflag is cleared when this complement addition caused a carry.

The C-flag is always cleared for logical, multiply and divide ALU operations, because these operations can not cause a carry anyhow.

For the shift and rotate operations, the C-flag represents the value of the bit shifted out last. If a shift count of zero is specified, the C-flag will be cleared. The C-flag is also cleared for a prioritize ALU operation because a '1' is never shifted out of the MSB during the normalization of an operand.

For Boolean bit operations with only one operand, the C-flag is always cleared. ForoBlean bit operations with two operands the C-flag represents the logical ANDing of the two specified bits.

Table 5-6.	Shift Right Ro	ounding Error	Evaluation
------------	----------------	---------------	------------

C-Flag	V-Flag	Rounding Error Quantity
0	0	No Rounding Error
0	1	0 < Rounding Error < 1/2 LSB
1	0	Rounding Error = 1/2 LSB
1	1	Rounding Error < 1/2 LSB



5 - Central Processing Unit

N-Flag: For most of the ALU operations, the N- updated byhardware upon the envrinto an interthe case of integeroperations the N-flag can (negative: N=1, positive: N=0). Negative numbers are always represented as the 2's complement of the coesponding positive number. The range of signed numbers extends from '-8000h' to '+7FFFh' for the word data type, or from '-80h' to '+7Fh' for the byte data type.

For Boolean bitoperationswith only one operand, the N-flag represents the previous state of the specified bit. For Boolean bit operations with two operands the N-flag represents the logical XORing of the two specified bits.

MULIP-Flag: The MULIP flag will be set to '1' by hardware upon the entrance into an inter- P2.13 (BREQ). If HLDEN bit is cleared after once the hardware decides whether a miglication of an interrupt service. The MULIP bit is over- nal HOLD requests. flag when the return-from-interrupt-instruction_5.3.5 IP: Instruction Pointer written with the contents of the stacked MULIPthe MULIP-flag is beared againafter that.

cleared.

5.3.4.2 CPU INTERRUPT STATUS (IEN, ILVL)

The Interrupt mable bit allows toglobally enable by means of a return instruction. (IEN = '1') or disable (IEN = '0') interrupts. The fourbit Interrupt Level field (ILVL) specifies the priority branch instructions and after instruction fetch opof the current CPU activity. The interrupt level is erations.

flag is set to '1' if the most significant bit of therupt service routine, but it can also be modified by result contains a '1', otherwise it is cleared. In software to prevent other interrupts from being acknowledgedIn the case that an interrupt level '15' be interpreted as the sign bit of the result has been assigned to the CPU, it has the highest possible prioty, and thus the current CPU operation can not be interrupted except by hardware traps or external non-maskable interrupts. For details about the ST10x166 interrupt system see chapter 7.

> After reset, all interrupts agelobally disabled, and the lowest priority (ILVL=0) is assigned to the inititial CPU activity.

5.3.4.3 HOLD/HLDA/BREQ BUS ARBITRATION

The HLDEN bit allows to enable the alternate functions at pins P2.15 HOLD), P2.14 (HLDA), and rupt service routine when a multiply or divide being set, this will disable the bus arbitration func-ALU operation was interrupted before comple- tion of this pins, but WILL NOT turn them back to tion. Depending on the state of the MULIP bit, I/O or CAPCOM mode. This feature is interesting in case of execution of critical real time routines or division must be continued or not at the end which must not be interrupted or delayed by exter-

(RETI) is executed. This normally means that This register determines the 16-bit intra-segment address of the instruction which is currently fetched within the code segment selected by the After reset, all of the ALU status bits are CSP register. The IP register is not mapped into the ST10x166's address space, and thus it can not be directly accessed by the programmer. The IP can, however, be modified indirectly via the stack



5.3.6 CSP: Code Segment Pointer

CSP (FF08h/04h)

This non-bit addressable register selects the code Code Segment Pointer Register segment being used at run-time to access instruc- Reset Value:0000h

tions. Currently, only two bits of the CSP registe are implemented while bits 2 to 15 are reserved for future use. The CSP register allows accessing the entire memory space in currently four segments o 64 Kbytes each.

Code memory addresses are generated by directly extendingthe 16-bit contents of the IP register by b15 to b2 =R: Reserved the contents of the CSP register.

In the case of the segmented memory mode, bit 1 and bit 0 of the CSP register are output on the segment address pins A17 and A16 of Port 4 for all external code accesses. For the non-segmented memory mode or the Single Chip Mode, the contents of this register are not significant, because all code acccesses are automatically restricted to segment 0.

Note that the CSP register can only be read but not written for data operations. It is, however, modified either directly by means of the JMPS and CALLS instructions, or indirectly via the stack by means of the RETS and RETI instructions. Upon the acceptance of an interrupt or the execution of a software TRAP instruction, the CSP register is automatically set to zero. After reset, the CSP register is initialized to '0000h'.

Figure 5-5. Addressing via the Code Segment Pointer

15	14	13	12	11	10	9	8
7	6	5	4	3	2	1	0
	SE	GNR					

b1,b0 =SEGNR: Code Segment Pointer Register Specifies the code segment number where the current instruction is to be tetched. Will be ignored in the case of segmentation being disabled.



5.3.7 DPP0, DPP1, DPP2, DPP3: Data Page Pointers

DPP0 (FE00h / 00h)

Data Page Pointer Registers

These four non-bit addressable registers select up Reset Value : 0000h to four different data pages being active at run-

time. Currently, only the four least significant bits of each DPP register are impleented while the bits 4 to 15 are reserved for future use. The DPP registers allow accessing the entire memory space in currently 16 pages of 16 Kbytes each.

The DPP registers are implicitly used whenever data accesses to any memory space are made via indirect or direct long 16-bit addressing modes (ex-DPP1 (FE02h / 01h) cept for PEC data transfers). After reset, the Data Page Pointers arginitialized n a way that all indi-

rect or direct long 16-bit addresses result in identical 18-bit addresses. This allows accessing data pages 0 to 3 in segment 0 as shown in figure 5.6. If the user does not want to use any data paging, no further action is required.

Data paging is performed by extending the lower 14 bits of indirect or direct long 16-bit addresses by

the contents of a DDP register as shown in figure DPP2 (FE04h / 02h)

5.7. The two MSBs of the 16-bit address are inter-

preted as the number of the DPP register which is Data Page Pointer Register

to be used for the address extension. The contents Reset Value : 0002h

of the selected DPP register specify one of currently sixteen possible data pages. This 4-bit data page number in addition to the maining 14-bit page offset address forms the physical 18-bit address.

In the case of the non-segmented memory mode, only the two least significant bits of the implicitly se-

lected DPP register are used for the physical ad- DPP3 (FE06h / 03h)

dress generation just described. Thus, extreme Data Page Pointer Register care should be taken whenhanginga DPP regis-

ter contents if a non-segmented memory model is Reset Value : 0003h

selected, because otherwise unexpected results could occur.

In the case of the segmented memory mode, bits 3 ^L and 2 of the implicitly selected DPP register are output on the segment address pins A17 and A16 of Port 4 for all external data accesses.

A DPP register can be updated via any instruction which is capable for bodifying an SFR. Due to the internal instructionpipeline, a new DPP value is not yet usable for the operand address calculation of the instruction immediatebliowing the instruction updating the DPP register.

	110001	- Value						
f	15	14	13	12	11	10	9	8
	R	R	R	R	R	R	R	R
	7	6	5	4	3	2	1	0
	R	R	R	R		DPP	0PN	

Data Page Pointer Registers

Reset Value 0001h

15	14	13	12	11	10	9	8		
R	R	R	R	R	R	R	R		
7	6	5	4	3	2	1	0		
R	R	R	R	DPP1PN					

15 14 13 12 11 10 9 8 R R R R R R R R 7 5 6 4 3 2 1 0 DPP2PN R R R R

-		15	12	11	10	9	8		
R	R	R	R	R	R	R	R		
7	6	5	4	3	2	1	0		
R	R	R	R	DPP3PN					

b15 to b4 =R: Reserved.

b3 to b0 =DPPxPN (x=0 to 3): Data Page Pointer Specified the data page number selected by DPPx. In the case that segmentation is disabled, only the two least significant bits of DPPxPN are significant!





Figure 5-6. Default Configuration of the Data PagePointers

Figure 5-7. Addressing via the Data Page Pointers





5.3.8 CP: Context Pointer

the current register context. This means that the updating the CP with a new value in just one ma-CP register value determines the address of the chine cycle. The oganization of the GPRs within first GPR within a register bank of up to 16 word- the internal RAM is described in the chapter 3 For wide and/or bytewide GPRs.

Since the least significant bit of the CP register is tied to '0' and bit 10 is tied to the negated state of The CP register is implicitly used for address calcubit 9 and bits 11 to 15 are tied to '1' by hardware, the CP register can only point to even word addresses from 0FA00h to 0DFFEh. Note however, that it is the user's reconsibility that the physical GPR address specified via the CP register in addition with the short GPR address must always be an When a short 4-bit GPR address (mnemonic: Rw internal RAM location. If this condition is not met, or Rb) is used, the four bits specify an address unexpected results may occur.

After reset, the CP register is itialized o 'FC00h'.

Figure 5.10 shows how the CP register is used to select a register bank. The CP register can be updated via any instruction which is capable of modi-it is added to the contents of the CP register as fying an SFR. Due to the internal instruction address calculations of the instruction immediately____ followinghe instruction updating the CP register.

CP (FE10h / 08h)

Context Pointer Register

Reset Value : FC00h

15	14	13	12	11	10	9	8			
1	1	1	1	1						
7	6	5	4	3	2	1	0			
	CP (continuation)									

b15 to b11 =1: Bits tied to '1' by hardware. This albe situated within the internal RAM space.

b10 to b1 =CP: Context Pointer Register.

Modifiableportion of the CP register.

Note that bit 10 is always forced to the inverse state of bit 9 by hardware. For software, bit 10 can only be read but not directly be written.

b0 =0:

Bit tied to '0' by hardware, since only even CP contents areallowed.

The Switch Context (SCXT) instruction allows sav-This non-bit addressable register is used to select ing the contents of the CP register on the stack and detailed information about the different addressing modes mentioned in thellowingsee chapter 6

lations by different addressing modes, as follows.

5.3.8.1 IMPLICIT CP USE WITH SHORT 4-BIT GPR ADDRESSES

relative to the memory location specified by the contents of the CP register.

Depending on whether a relative word (Rw) or byte (Rb) GPR address is specified, the short 4-bit GPR address is multiplied either by two or by one before shown in figure 5.8. Thus, both byte and word GPR

GPRs used as indirect address pointers are always accessed wordwise. For some instructions only the first four GPRs can be used as indirect address pointers. These GPRs are specified via short 2-bit GPR addresses. The respective physical address calculation is identical to that for the short 4bit GPR addresses.

5.3.8.2 IMPLICIT CP USE WITH SHORT 8-BIT REGIS-TER ADDRESSES

When a short 8-bit address (mnemonic: reg or bitoff) is used, and supposed that the respective value is within a range from F0h to FFh, the four least significant bits are interpreted as short 4-bit lows possible contents from 'FA00h' to 'FDFEh'. GPR address while the four most significant bits Note, however, that valid GPR addresses must are ignored. As shown in figure 5.9, the respective physical GPR address adculationis identical to that for the short 4-bit GPR addresses. For single bit accesses on a GPR, the GPR's word address is calculated as just described, but the position of the bit within the word is specified by a separate additional 4-bit value.





Figure 5-8. Implicit CP Use by Short 4-Bit GPR addressing Modes

Figure 5-9. Implicit CP Use by Short 8-Bit Addressing







Figure 5-10. Register Bank Selection via the CP register

5.3.9 SP: Stack Pointer

This non-bit addressable register is used to point to the top of the internal system stack (TOS). The SP register is pre-decremented heneverdata is to be pushed onto the stack, and it is post-incremented wheneverdata is to be popped from the stack. Thus, the system stack grows from higher toward lower memory locations.

Since the least significant bit of the SP register is tied to '0' and bits 11 to 15 are tied to '1' by hardware, the SP register can only point to even word addresses from 0F800h to 0FFFEh. After reset, the SP register is initialized to 'FC00h'.

The SP register can be updated via any instruction which is capable of modifying an SFR. Based on the internal instruction pipeline, a POP or RETURN instruction must not immediatly follow an instruction updating the SP register.

The maximum system stack size is programmable via the STKSZ bit field in the SYSCON register. The address space which can be addressed via the SP register (addresses from 0F800h to 0FFFEh) can be regarded as virtual stack range while the physical system stack range is forced by the hardware to be situated within the internal RAM with its upperboundary at address 0FBFEh and with its lower boundary at the memory location which is specified by the selected maximum stack size shown in table 5.7Dependingon the selected maximum stack size, different numbers of significant SP bits are used for the physical address calculation while the remaining bits are masked off.

After reset, the SP register initialized in a way that the system stack can be accessed as usual as long as the dynamic stackoundaries do not exceed the selected maximum stack size. This means that the (virtual) SP contents are directly mapped onto identical physical system stack addresses.

The virtual stack address space isisdividedin portions whose size is identical to the maximum size of the selected physical stack space. All of these virtual stack portions are mapped onto the availablephysical stack area by means of an address calculation shown in tfoelowingA number of significant bits of the inverted SP contents is subtracted from the upper stack base address, OFBFEh. An AND mask being changedepending on the STKSZ bit field determines which of the bits are significant.



Physical Stack Address =	SP (F	E 12h	/09h)					
FBFEh - (~(SP)^1FEh) for 256 words stack size	Stack Pointer Register Reset Value : FC00h							
for 128 words stack size	15	14	13	12	11	10	9	8
FBFEh - (~(SP) ^ 7Eh)	1	1	1	1	1		sp	
FBFEh - (~(SP)^ 3Eh)	7	6	5	4	3	2	1	0
for 32 words stack size			sp	(continua	ition)			0

The followingexample demonstrates the circular b15 to b11 =1:

stack mechanism which is also an effect of this vir-Bits tied to '1' by hardware. This allows possible tual stack mapping First, register R1 ispushed contents from 'F800h' through 'FFFEh'. Note howonto the lowest physical stack location accordingever, that the physical system stack is forced to into the selected maximum stack size. With the fol- ternal RAM addresses by hardware, as shown in lowing instrction, registr R2 will be pushed onto table 5.7.

the highest physical stack location although the SP is decremented by 2 as for the previous push op- b10 to b1 =sp: Stack Pointer Register. Modifiable portion of the SP register. eration.

; Assumed stack size is 64

: Assumed SP content is

(SP) =FC82h

Physical stack address=FB82h

PUSH R1; (SP) =FC80h ; Physical stack address=FB80h

PUSH R2; (SP) =FC7Eh

; Physical stack address=FBFEh

Upon each stack access, the SP register is compared against two stack boundary registers. This may cause a stack overflow or stack underflow hardware trap to occur. For more details about the use of this feature see the description of the STKOV and STKUN stackboundaryregisters.

Table 5-7. Selectable Physical System Stack Ranges

SYSCON. (STKSZ)	Physical Stack Spaces	Size (words) S	gnificant SP Bits
00b	FA00h - FBFFh	256	0 through 8
01b	FB00h - FBFFh	128	0 through 7
10b	FB80h - FBFFh	64	0 through 6
11b	FBC0h - FBFFh	32	0 through 5

SGS-THOMSON Microelectronics

b0 = 0:

Bit tied to '0' by hardware, because only even SP contents areallowed.

5.3.10 STKUN: Stack Underflow Pointer

This non-bit addressable register is compared try into an interrupt service routine. Then, six addiagainst the SP register after each data pop opera-tional stack word locations are required for shing tion from the system stack (i.e. for POP and RE- the IP, PSW, and CSP registers for both the inter-TURN instructions) and after each addition to the rupt service and the hardware trap service. For SP register. If the contents of the SP register are more details about the implementation of a stack greater than the contents of the STKUN register, a overflow trap service routine see chapter 13. stack overflow hardware trap will occur.

Stack Underflow Condition: (SP) > (STKUN)

Since the least significant bit of the STKUN register is tied to '0' and bits 11 to 15 are tied to '1' by hardware, the STKUN register can only point to even STKUN (FE16h / 0Bh) word addresses from 0F800h through 0FFFEh. Af- Stack Underflow Pointer Register ter reset, the STKUN register isinitialized to 'FC00h'.

A stack underflow trap can be used for an automatic filling of the system stack, for example, when an external user stack is used as a storage extension of the internal system stack. For more details about,

the implementation of a stack underflow trap service routine see chapter 13.

Reset Value : FC00h

15	14	13	12	11	10	9	8		
1	1	1	1	1	STKUN				
7	6	5	4	3	2 1 0				
STKUN (continuation)									

Modifiable portion of the STKUN register.

b15 to b11 =1 :

ister.

register.

Bits tied to '1' by hardware. This restricts contents to values from 'F800h' to 'FFFEh'.

STKUN contents are compared against the SP

5.3.11 STKOV: Stack Overflow Pointer

This non-bit addressable register is compared b10 to b1 =STKUN: Stack Underflow Pointer Regagainst the SP register after each operation which pushes data onto the system stack (e.g.: PUSH

and CALL instructions or interrupts) and after eachb0 = 0; Bit tied to '0' by hardware because only even

subtraction from the SP register. If the contents of the SP register are less than the the contents of the STKOV register, a stack overflow hardware trap will occur.

overflow as a fatal error in the **ces**pondingrap

The stack overflow trap could also be used for

automatic system stack flushing when the system

user stack. In this case, the STKOV register should

be initialized to a value which represents the de-

Stack Overflow Condition:(SP) < (STKOV)

Since the least significant bit of the STKOV register STKOV (FE14h / 0Ah)

is tied to '0' and bits 11 to 15 are tied to '1' by hard- Stack Overflow Pointer Register ware, the STKOV register can only point to even

Reset Value : FA00h

15	14	13	12	11	10	9	8	
1	1	1	1	1				
7	6	5	4	3	2	0		
STKOV (continuation)								

b15 to b11 =1:

Bits tied to '1' by hardware. This restricts contents to values from F800h to FFFEh.

stack is used as a 'Stack Cache' for an external b10 to b1 =STKOV: Stack Overflow Pointer Register.

Modifiableportion of the STKOV register.

sired lowest Top of Stack address plus 12 accord- b0 = 0: ing to the selected maximum stack size. This Bit tied to '0' by hardware because only even considers the worst case that will occur when a STKOV contents are compared against the SP stack overflow condition is detected just during en- register.

word addresses from 0F800h to 0FFFEh. After reset, the STKOV register isinitialized to 'FA00h'. The default initialization allows treating a stack

service routine. Note, however, that data in the bottom of the stack may have been overwritten by the [status information stacked upon servicing the

stack overflow trap.



5.3.12 MDH: Multiply/Divide Register High Portion

This register is implicitly used by the CPU when it This register is implicitly used by the CPU when it performs a multiplication or a division. After a mul-performs a multiplication or a division. After a mullong divisions, the MDH register must booaded with the high order 16 bits of the 32-dit iden defore the division is started. After any division, theis started. After any division, the MDL register rep-MDH register represents the 16-bit remainder.

Multiply/Divide Register In Use (MDRIU) flag in the Multiply/Divide Register In Use (MDRIU) flag in the Multiply/Divide Control register (MDC) is set to '1'.

fore its completioand when a new mulply or dironeous results.

After reset, this register is initialized@000h'.

A detailed description of how to use the MDH register for programming multiply and divide algo-A detailed description of how to use the MDL regisrithms can be found in section 13.2.

5.3.13 MDL: Multiply/Divide Register Low Portion

resents the 16-bit quotient.

tiplication, this non-bit addressable register repre-tiplication, this non-bit addressable register represents the high order 16 bits of the 32-bit result. For sents he low order 16 bits of the 32-bit result. For long divisions, MDL must be loaded with the low order 16 bits of the 32-bit dividend before the division

Whenever this register is updated via software, the Whenever this register is updated via software, the MultiplyDivide Contol register (MDC) is set to '1'. When a multiplication or division is interrupted be-The MDRIU flag is cleared whenever the MDL register is read via software. When a multiplication or vide operation is to be performed in the interrupt division is interrupted before its completion. and service routine, the MDH register must be saved when a new multiply or divide operation is to be along with the MDL and MDC registers to avoid er- performed in the interrupt service routine, the MDL register must be saved along with the MDH and MDC registers to avoid erroneous results.

After reset, this register isitializedo '0000h'.

ter for programming multiply and divide algorithms can be found in section 13.2.

MDH (FE0Ch / 06h)

Multiply Divide Register High Portion

Reset Value :0000h

15	14	13	12	11	10	9	8				
MDH											
7 6 5 4 3 2 1 0											
	MDH (continuation)										

b15 to b0 = MDH: Multiply Divide Register High b15 to b0 = MDL: Multiply Divide Register Low Portion

Specifies the high order 16 bits of the 32-bit Multiply and Divide Register (MD).

MDL (FE0Eh / 07h)

Multiply Divide Register Low Portion

Reset Value :0000h

15	14	13	12	11	10	9	8				
MDL											
7 6 5 4 3 2 1 0											
MDL (continuation)											

Portion

Specifies the low order 16 bits of the 32-bit Multiply and Divide Register (MD).



5.3.14 MDC: Multiply/Divide Control Register

MDC (FE0Eh / 87h)

This bit addressable 16-bit register is implicitlyMultiply/Divide Control Register used by the CPU when it performs a multiplication Reset Value : 0000h

or a division. It is used to store the required control

information for the corresponding multiply or divide operation. The MDC register is updated by hardware during each single cycle of a multiply or divid instruction.

15	14	13	12	11	10	9	8
			F	ł			
7	6	5	4	3	2	1	0
!	1	!	MDRIU	1	!	!	!
	7	7 6 ! !	7 6 5 ! ! ! !	F 7 6 5 4	R 7 6 5 4 3 ! ! ! MDRIU !	R 7 6 5 4 3 2 ! ! ! MDRIU ! ! !	R 7 6 5 4 3 2 1 ! ! ! MDRIU !

When a division or multicationwas interrupted

before its completion, the MDC register must first b15 to b8 =R: Reserved.

be saved along with the MDH and MDL registers (to be able to restart the interrupted operation b7 to b5 - b3 to b0 =:

later), and then it must be cleared to peepared for the new calculation. After completion of the new division or multiplication, the state of the interrupted multiply or divide operation must be restored.

The MDRIU flag is the only portion of the MDC register which might be of interest for the user. The remaining portions of the MDC register are reserved for a dedicated use by the hardware, and thus they should never be modified by the user other than as described in the receding paragraph. Otherwise, a correct continuation of an interrupted multiply or divide operation can not be uaranteed.

After reset, this register is initialized@000h'.

A detailed description of how to use the MDC reg- Constant Ones Register ister for programming multiply and divide algo-**Reset Value : FFFFh** rithms can be found in section 13.2..

5.3.15 ONES: Constant Ones Register

All bits of this bit-addressable register are tied to '1' by hardware. This register is ad-only The ONES register can be used as a register-addressable constant of all ones, i.e., for binhanipulationor mask generation. It can be accessed via any instruction which is capable of addressing an SFR.

5.3.16 ZEROS: Constant Zeros Register

All bits of this bit- addressable register are tied to '0^{,ZEROS} (FF1Ch / 8Eh) by hardware. This register is read-only. The ZE- Constant Zeros Register ROS register can be used as a register- address- Reset Value 0000h able constant of all zeros, i.e., for bitanipulation or mask generation. It can be accessed via any instruction which is capable of addressing an SFR.

These bit portions are used by the machine for controllingmultiply and divide operations internally. Thus, they should never be modified by the user except after having saved the previous MDC contents or by restoring the MDC register.

b4 = MDRIU: MD Register In Use Flag.

Is set to '1' when the MDL or MDH register is written by software, or when a divide or multiply instruction is executed. This MD-Register-in-Use-Flag is cleared when the MDL register is read by software.

ONES (FE1Eh / 8Fh)

15 14 12 10 8 13 11 9 1 1 1 1 1 1 1 1 7 6 5 4 3 2 1 0 1 1 1 1 1 1 1 1

b15 to b0 =1:

All of the bits are tired to '1' by hardware. The entire ONES register isead-only

15	14	13	12	11	10	9	8
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0

b15 to b0 =0:

All of the bits are tired to '0' by hardware. The entire ZEROS register is read-only.





CHAPTER 6

INSTRUCTION SET OVERVIEW

6. INSTRUCTION SET OVERVIEW

This chapter describes the ST10x166's instruction of set. In the first section, a short overview of all avail- able instructions ordered by instruction classes is given. The second section describes which the ad- dressing modes æilable for each class. Section 6.3 contains a description of the condition codes availablefor conditional branch instructions. A detailed description of each instructions juding its operand data type, condition flag settings, ad- dressing modes, length (number of bytes) and ob- ject code format can be found æppendixA.	 6.1.2 Logical Instructions Bitwise ANDing of two words or bytes: AND ANDB Bitwise ORing of two words or bytes: OR ORB Bitwise XORing of two words or bytes: XOR XORB 6.1.3 Boolean Bit Manipulation Instructions Manipulation of a maskable bit field in either the bids or the low byte of a word:
6.1 SUMMARY OF INSTRUCTION CLASSES	BFLDH BFLDL Setting of a bit:
 This section contains a summary of the ST10x166's instruction set subdivided in instruction classes. Mnemonic instruction names refer to the corresponding descriptionappendixA where one can gain more detailed information. 6.1.1 Arithmetic Instructions Addition of two words or bytes: ADD ADDB Addition with Carry of two words or bytes: ADDC ADDCB Subtraction of two words or bytes: SUB SUBB Subtraction with Carry of two words or bytes: SUB SUBB 16x16 bit signed or unsigned multiplication: MUL MULU 16/16 bit signedor unsigned division: DIV DIVU 	BSET Clearingof a bit: BCLR Movement of a bit: BMOV Movement of a negated bit: BMOVN ANDing of two bits: BAND ORing of two bits: BOR XORing of two bits: BXOR Comparison of two bits: BCMP 6.1.4 Compare and Loop Control Instructions CMP CMPB Comparison of two words or bytes: CMP CMPB
 DIVL DIVLO 1's complement of a word or byte: CPL CPLB 2's complement (negation) of a word or byte: NEG NEGB 	by either 1 or 2: CMPI1 CMPI2 Comparison of two words with post-decrement by either 1 or 2: CMPD1 CMPD2

6 - Instruction Set Overview

- 6.1.5 Shift and Rotate Instructions
- Shifting right of a word: SHR
- Shifting left of a word: SHL
- Rotating right of a word: ROR
- Rotating left of a word: ROL
- Arithmetic shifting right of a word (sign bit shifting): Unconditional adlingof an absolutely ad-ASHR
- 6.1.6 Prioritize Instruction
- Determination of the number of shift cycles required to normalize a word operand (floating point support): PRIOR

6.1.7 Data Movement Instructions

Standard data movement of a word or byte:

MOV MOVB

Data movement of a byte to a word location with either sign or zero byte extension: MOVBS MOVBZ

6.1.8 System Stack Instructions

- Pushing of a word onto the system stack: PUSH
- Popping of a word from the system stack: POP
- Saving of a word on the system stack, and then updating the old word with a new value (provided for register bank switching):

SCXT

6.1.9 Jump and Call Instructions

■ Conditional jumping to an either absolutely, indi-■ Resetting the ST10x166 by software: rectly, or relatively addressed target instruction within the current code segment:

JMPI JMPA **JMPR**

Unconditional jumping to an absolutely addressed target instruction within any code segment:

JMPS

Conditional jumping to a relatively addressed target instruction within the current code seqmentdependingon the state of a selectable bit: .IR

JNB

Conditional jumping to a relatively addressed target instruction within the current code segmentdependingon the state of a selectable bit

with a post-inversion of the tested bit in case of jump taken (semaphore support):

> JBC JNBS

Conditionacalling of an either absolutiv or indirectly addressed subroutine within the current code segment:

CALLA CALLI

Unconditional adlingof a relatively addressed subroutine within the current code segment:

dressed subroutine within any code segment:

CALLS

Unconditional adlingof an absolutely addressed subroutine within the current code segment plus anadditionabushing of a selectable register onto the system stack:

PCALL

Unconditional branching to the interrupt or trap vector jump table in code segment 0: TRAP

6.1.10 Return Instruction

Returning from a subroutine within the current code segment:

RET

Returning from a subroutine within any code segment:

RETS

- Returning from a subroutine within the current code segment plus and ditional popping of a selectable register from the system stack: RETP
- Returning from an interrupt service routine: RETI
- 6.1.11 System Control Instructions

SRST

Entering the Idle mode:

IDLE

- Entering the Power Down mode: PWRDN
- Servicing the Watchdog Timer: SRVWDT
- Disabling the Watchdog Timer:

DISWDT

Signifying the end of theitialization routine (pullsRSTOUT pin high, and disables the effect of any later execution of a DISWDT instruction): EINIT


6.1.12 Miscellaneous

Null operation which requires 2 bytes of storage and the minimum time for execution:

NOP

6.1.13 Software Instruction Set

BSO/Tasking provides softwaredevelopment tools for the ST10ncluding C Compiler package with the Assembler a166. This accepts all assembly language instruction mnemonics that have been described before, and adds a software instruction set which is an extension of the previous optimum utilization of the vailablecode storage, hardware instruction set.

nises all instructions of the hardware instruction setstants are truncated if necessary to match the data and some additional mnemonics. These ditional mnemonics are added to allow easy and comfortable programming. The assembler will determine Immediate constants are always signified by a by means of the combination of operands, which leadingnumber sign '#'. opcode is entered in the instruction format. This means that based on the combination of operands the approprize hardware mnemonic is chosen. Please refer to the BSO/Tasking Documentation for further information.

Table 6-1. Data Type Adaptation of Immediate Constants

6.2 ADDRESSING MODES

The ST10x166 provides many powerful addressing modes for access on word, byte and bit data, or to specify the target address of a branch instruction. The addressing modes areubdivided n different categories as follows.

6.2.1 Constants

The ST10x166 instruction set supports the use of wordwide bytewide immediate constants. For an these constants are represented in the instruction

formats by either 3, 4, 8 or 16 bits. Thus, short con-The BSO/Tasking software instruction set recog- stants are always zero-extended while long conformat required for the particular operation:

Mnemonic	Word Operation	Byte Operation
#data3	0000h + data3	00h + data3
#date4	0000h + data4	00h + data4
#data16	data16	data 16∧ 0FFh
#data8	0000h + data8	data8
#mask	0000h + mask	mask



6.2.2 Short Addressing Modes

All of these addressing modes use an implicit base^{reg:} offset address to specify a physical 18-bit address. (cont'd) By these addressing modes, data can be specified within the GPR, SFR or bit-addressable memory space:

Physical Add. = Base Add. + Δx Short Add.

In the following the short addressing modes which are shown in table 6.2 are described in more detail:

- Rw, Rb: Specifies direct access to any GPR in the currently active context (register bank). Both 'Rw' and 'Rb' require four bits in the instruction format. The base address is determined by the contents of the CP register. 'Rw' specifies a 4 bit word GPR address relative to the base address (CP), while 'Rb' specifies a 4 bit byte GPR address relative to the base address (CP).
- reg: Specifies direct access to any SFR or GPR in the currently active context (register bank). 'regequires eighbits in the instruction format. Short 'reg' addresses from 00h to EFh always specify SFRs. In that case, the base address is 0FE00h and the facto∆" equates 2.Dependingon the opcode of an instruction, either the total word (for word operations) or the low byte (for byte operations) of an SFR can be addressed via 'reg'.

Note that the high byte of an SFR can not be accessed via the 'reg' addressing mode. Short 'reg' addresses from F0h to FFh always specify GPRs. In that case, only the lower four bits of 'reg' are significant for physical address generation and thus it can beegarded as being identical to the address generation described for the b' and'Rw' addressing modes.

Specifies direct access to any word in the bit-addressable memory space. 'bit off' requires eight bits in the instruction format. Depending on the specified 'bitoff' range, different base addresses are used to generate physical addresses: Short 'bitoff' addresses from 00h to 7Fh use 0FD00h as a base address, and thus they specify the 128 highest internal RAM word locations (0FD00h to 0FDFEh). Short 'bitoff' addresses from 80h to EFh use 0FF00h as a base address, and thus they specify the highest internal SFR word locations (0FF00h to 0FFDEh). Short 'bitoff' addresses from 80h to EFh use 0FF00h as a base address, and thus they specify the highest internal SFR word locations (0FF00h to 0FFDEh). For short 'bitoff' addresses from F0h to FFh, only the lowest four bits and the contents of the CP register are used to generate the physical address of the selected word GPR.

Nmemonic	Physical Address		Short Addre	ess Range A	llows Access On	
Rw	(CP)	+ 2xRw	Rw	= 015	GPRs	(Word)
Rb	(CP)	+ 1xRb	Rb	= 015	GPRs	(Byte)
reg	0FE00h (CP) (CP)	+ 2xreg + 2x(reg∧ 0Fh) + 1x(reg∧ 0Fh)	reg reg reg	= 00hEFh = F0hFFh = F0hFFh	SFRs GPRs GPRs	(Word. Low Byte) (Word) (Byte)
bitoff	0FD00h 0FF00h (CP)	+ 2xbitoff + 2xbitoff∧ 0FFh + 2x(bitoff∧ 0Fh)	bitoff bitoff bitoff	= 00h7Fh = 80hEFh = F0hFFh	RAM SFR GPR	Bit Word Offset Bit Word Offset Bit Word Offset
bitaddr	Word offs Immediat	set see bitoff; e Bit Position	bitoff bitpos	= 00hFFh = 015	Any Sing	le Bit

Table 6-2. Short Addressing Modes



bitaddr: the instruction format.

6.2.3 Long Addressing Mode

registers to specify a physical 18-bit address. Any the 14-bit data page offset address. In case of segword or byte data within the entire memory space mentation being disabled, all data accesses are recan be accessed in such a manner. Word accesses may not be performed on odd byte addresses. Otherwise, a hardwareatp would ocur. After reset, the DPP registers are initialized in a way that all long addresses are directhapped onto the identical physical addresses.

Any bit address is specified by a word Any long 16-bit address consists of two portions address within the bit-addressable which are interpreted in different ways. Bits 0 to 13 memory space (see 'bitoff'), and by a specify a 14-bit data page offset address while bits bit position ('bitpos') within that word. 14 to 15 specify that of the four Data Page Pointer Thus, 'bitaddr' requires twelve bits in registers which is to be used to generate the physical 18-bit address as described below:

At present, the ST10x166 supports 256 Kbytes of address space, and thus only the lowest four bits of This addressing mode uses one of the four DPP the selected DPP register contents are added to stricted on segment 0, and thus only the lowest two bits of the selected DPP register are significant at all. For more details about data paging see section 5.3.7.

The long addressing mode is represented by the mnemonic 'mem'. Table 6.3 shows the association between long 16-bit addresses and the correspondindData Page Pointer registers.

Table	6-3	l ona	Addre	ssina	Mode
i ubic	00.	Long	/ (0010	Johng	mouo

Mnemonic	Physical Address	Long Address Range A	llows Access On
mem	(DPP0) + mem∧ 3FFFh	00003FFFh	Any Byte or Word
	(DPP1) + mem∧ 3FFFh	40007FFFh	Any Byte or Word
	(DPP2) + mem∧ 3FFFh	8000BFFFh	Any Byte or Word
	(DPP3) + mem∧ 3FFFh	C000FFFFh	Any Byte or Word

		Long Address [Bits 1514]		Long Address [Bits 130]
		specifie ▼	S X	Ļ
Physical Address	=	Contents of DPPx $(x = 03)$	+	Page Offset Address



6.2.4 Indirect Addressing Modes

These addressing modes can be regarded as a 2) mixture of short and long addressing modes. This means that long 16-bit addresses are specified indirectly by the contents of a word GPR which is specified directly by a short 4-bit address ('Rw'=0 to 15). Note that for some instructions only the lowest four word GPRs (R0 to R3) can be used as indirect address pointers which are specified via short 2-bit address in that case. There are indirect addressing modes where the GPR contents are 3) modified by a constant addition before the long 16bit address is calculated. Moreover, there are addressing modes which allow decrementing or incrementing the indirect address pointers by a data type-dependentvalue. 4)

In each case, one of the four DPP registers is used to specify physical 18-bit addresses. Any word or byte data within the entire memory space can be addressed indirectly. Word accesses may not be performed on odd byte addresses. Otherwise, a hardware trap would occur. After reset, the DPP registers are initialized in a way that all indirectly generated long addresses are directilyapped onto the identical physical addresses.

The followingalgorithm describes how physical addresses are generated via indirect address pointers:

 $(GPR Address) = (GPR Address) + \Delta$; optional step 1) Determination of the physical address of the The table below gives an overview of the particular word GPR which is used as indirect address indirect addressing modes of the ST10x166. pointer. This address is calculated via the register bank base address specified by the CP register contents plus two times the specified

GPR Address = (CP) + 2 x Short Address

Table 6-4. Indirect Addressing Modes

short address ('Rw').

Mnemonic Particularity [Rw] Normally, any word GPR can be used as indirect address pointer. For some instructions, however, only the first tour word GPRs can be used as indirect address pointers. [Rw +] The specified indirect address pointer is automatically post-incremented by either 1 (for byte data operations) or 2 (for word data operations). [-Rw] The specified indirect address pointer is automatically predecremented by either 1 (for byte data operations) or 2 (for word data operations). A 16-bit constant and the contents of the indirect address pointer are added before the long [Rw + #data 16] 16-bit address is calculated.

In case of pre-decrement (signified by a leading minus sign '-'), the indirect address pointer is decremented by a data-pe-dependent value ($\Delta = 1$ for byte operations) = 2 for word operations) before the long 16-bit address is generated:

(GPR Address) = (GPR Address) - Δ ; optional step !

Then, the long 16-bit address is determined by the contents of the indirect address pointer (plus a selectable constant value in some cases):

Long Address = (GPR Address) + Constant

- Afterwards, the physical 18-bit address is determined via the resulting long address and the corresponding DPP register contents as already described for the long 'mem' addressing modes. For more details about data paging, see section 5.3.7.
- In case of Post-Increment (signified by a sub-5) sequent plus sign '+'), the indirect address pointer value isadditionallyncremented by a data-type-dependent value 4 = 1 for byte operations \triangle =2 for word operations):



6.2.5 Branch Target Addressing Modes

Different addressing modes are provided to spec-value. A special mode is provided to address the ify the target address and segment of jump or call interrupt and trap jump vector table which is alloinstructions. Relative, absolute and indirect modescated to the lowest portion of code segment 0. can be used to update the Instruction Pointer (IP) In the following, the branch target addressing register while the Code Segment Pointer (CSP) modes are described in more detail: register can be updated only with an absolute

Mnemonic	Target Address		Target Segme	nt	Valid Address	√alid Address Range	
caddr rel [Rw] seg #trap7	(IP) = caddr (I)=(IP) (IP)=(IP) (IP)=((CP) - (IP)=0000h	+ 2xrel + 2x(rel + 1) + 2xRw) + 4xtrap7	- - (CSP) = (CSP) =	seg 0000h	caddr rel rel Rw seg trap7	= 0FFFEh = 00h7Fh = 80hFFh = 015 = 03 = 07Fh	

Table 6-5. Branch Target Addressing Modes

- caddr: Specifies an absolute 16-bit code ad- [Rw]: dress within the current segment. Branches MAY NOT be taken to odd code addresses. Therefore, the least significant bit of 'caddr' must always contain a '0', otherwise a hardware trap will occur.
- rel: This mnemonic represents an 8-bit signed word offset address relative to the current Instruction Pointer contents which represent the address of the instruction after the branch instruction. Depending on the offset address # trap7: range, either forward ('rel' = 00h to 7F) or backward ('rel' = 80h to FFh) branches are possible. According to an either word- or doubleword sized branch instruction, a 'rel' value of '-1' (FFh) or '-2' (FEh) leads to a repeated execution of the branch instruction itself.
- seg: Specifies an absolute code segment number. Currently, the ST10x166 supports four different code segments, and thus only the two least significant bits of the 'seg' operand value are used for updating the CSP register.

In this case, the 16-bit branch target instruction address is determined indirectly by the contents of a word GPR. In contrast to indirect data addresses, indirectly specified code addresses are NOT calculated via additional pointer registers (e.g. DPP registers). Note that branches MAY NOT be taken to odd code addresses. Therefore, the least significant bit of the address pointer GPR must always contain a '0', otherwise a hardware trap would occur.

p7: Specifies a particular interrupt or trap number for branching to the corresponding interrupt or trap service routine via a jump vector table. According to the maximum number of interrupt sources which are provided for the future, only trap numbers from 00h to 7Fh can be specified. Any double word code location in the address range from 00000h to 001FCh in code segment 0 can be accessed by the 'trap' addressing mode. The association between trap numbers and the corresponding interrupt or trap sources is specified in table 7.1.



6.3 CONDITION CODE SPECIFICATION

16 possible condition codes can be used to determine whether aconditionabranch shall be taken or not. Table 6.6 gives an overview of which mne- ternal representation by a four-bit number.

monic abbreviations are ailable for that. It also describes which kinds of tests are performed due to the selected condition code, and it shows the association between the condition codes and their in-

Condition Code Mnemonics	Test	Description	CC Number
CU_DD	1 = 1	Unconditional	0h
cc_Z	Z = 1	Zero	2h
cc_NZ	Z = 0	Not zero	3h
cc_V	V = 1	Overflow	4h
cc_NV	V = 0	No overflow	5h
cc_N	N = 1	Negative	6h
cc_NN	N = 0	Not negative	7h
C_20	C = 1	Carry	8h
cc_NC	C = 0	No carry	9h
cc_EQ	Z = 1	Equal	2h
cc_NE	Z = 0	Not equal	3h
cc_ULT	C = 1	Unsigned less than	8h
cc_ULE	(Z/C) = 1	Unsigned less than or equal	Fh
cc_UGE	C = 0	Unsigned greater than or equal	9h
cc_UGT	(Z/C) = 0	Unsigned greater than	Eh
cc_SLT	(N⊕V) = 1	Signed less than	Ch
cc_SLE	(Z/(N⊕V)) = 1	Signed less than or equal	Bh
cc_SGE	(N⊕V) = 0	Signed greater than or equal	Dh
cc_SGT	(Z _V (N⊕V)) = 0	Signed greater than	Ah
cc_NET	(Z _V E) = 0	Not equal AND not end of table	1h

Table 6-6. Condition Codes





CHAPTER 7

INTERRUPT AND TRAP FUNCTIONS

7. INTERRUPT AND TRAP FUNCTIONS

The architecture of the ST10x166 supports several is halted for 1 instruction cycle. No internal promechanisms for fast and flexible response to serv-gram status information needs to be saved. For ice requests that can be generated from various PEC service, the same prioritization scheme is apsources internal or external to the microcontroller plied which is used for normal interrupt processing. These mechanisms include: PEC transfers share the 2 highest priority levels.

Normal Interrupt Processing

- Trap Functions:

The CPU temporarily suspends the current pro- In response to the execution of certain instructions, gram execution and branches to an interrupt serv-trap functions are activated. A trap can also be ice routine in order to service an interrupt caused externally by the Non-Maskable Interrupt requesting device. The current program status (IP, pin NMI. Several hardware trap functions are pro-PSW, in segmentation mode also: CSP) is saved vided forhandlingerroneous conditions and exon the internal system stack. A prioritization ceptions that arise during the execution of an scheme with 16 priority levels allows the user to instruction. Hardware traps always have highest specify the order in which multiple interrupt re-priority and cause immediate system reaction. The quests are to be handled. software trap function is invoked by the TRAP in-

- Interrupt Processing via the Peripheral Event Controller (PEC):

As a faster alternative to normal software oriented stack.

interrupt processing, any interrupt requesting Warning: When program code is installed in the tegrated Peripheral Eventcontroller Upon an interrupt request, the PEC has theapability of performing a single word or byte data transfer be- not be able to service it during aiting operation tween any two memory locations in segment 0 on the Flash memory. This condition can be avoid (data pages 0 through 3) through one of eight pro- ed with the Flash memory located in segment 1 grammable PEC Servic Channels During a PEC transfer, the normal program execution of the CPU ^{memory}).

struction which generates a software interrupt for a specified interrupt vector. For all types of traps, the current program status is saved on the system

Flash memory (ST10F166) and located in segment 0, the CPU can receive an interrupt, but will and the program code in segment 0 (external

7.1 INTERRUPT SYSTEM STRUCTURE

In order to support modular and consistent soft-TFR can then be used to determine the type of the trap (see section 7.2 for more details). For the speware design echniques each source of an interrupt or PEC request is upplied with a separate cial software TRAP instruction, the vector address interrupt control register and interrupt vector. Theis specified by the operand field of the instruction, control register contains the interrupt request flag which is a seven bit trap number.

the interrupt enable bit, and the interrupt priority of The reserved vector locations of the ST10x166's the associated source. Each source request is ac- memory space form a jump table. Here, one can tivated by one specific evented endingon the selected operating mode of the respective device. memory locations where the interrupt or trap serv-The only exceptions are the two servitannels of the ST10x166, where an error interrupt request can be generated by a parity, framing, or overrun code segment zero of the memory space. Jump taerror. However, specific status flags which identifyble entries have a distance of 4 bytes between the type of error are implemented in the serial consecutive entries, except for the reset vector and channels contol registers (see section 8.4 for details).

place the appropriate jump instructions to the ice routines will actually start. The entries to the iump table are located at the lowest addresses in the hardware trap vectors where the distance is 8 or 16bytes.

The ST10x166 provides a vectored interrupt sys- The followingtable contains all sources that are tem. In this system, certain vector locations in the capable of requesting interrupt or PEC service in memory space are reserved for the reset, trap, and the ST10x166, including the associated interrupt interrupt service functions. Whenever a request vectors and trap numbers. Also listed are the mneoccurs, the CPU branches to one of these locations monics of the affected Interrupt Request flags and which is predetermined by hardware. This allows their corespondingInterrupt Enable flags. The direct identification of the source that caused themnemonics are composed of a part that specifies request. The only exceptions are the class B hard- the respective source, followed by a part that ware traps, which all share the same vector ad- specifies their function (IR=Interrupt Request flag, dress. The status flags in the Trap Flag Register IE=Interrupt Enable flag).



Source of Interrupt or PEC Service Request	Request Flag	Enable Flag	Interrupt Vector	Vector Location	Trap Number
CAPCOM Register 0	CC0IR	CC0IE	CCOINT	40h	10h
CAPCOM Register 1	CC1IR	CC1IE	CC1INT	44h	11h
CAPCOM Register 2	CC2IR	CC2IE	CC2INT	48h	12h
CAPCOM Register 3	CC3IR	CC3IE	CC3INT	4Ch	13h
CAPCOM Register 4	CC4IR	CC4IE	CC4INT	50h	14h
CAPCOM Register 5	CC5IR	CC5IE	CC5INT	54h	15h
CAPCOM Register 6	CC6IR	CC6IE	CC6INT	58h	16h
CAPCOM Register 7	CC7IR	CC7IE	CC7INT	5Ch	17h
CAPCOM Register 8	CC8IR	CC8IE	CC8INT	60h	18h
CAPCOM Register 9	CC9IR	CC9IE	CC9INT	64h	19h
CAPCOM Register 10	CC10IR	CC10IE	CC10INT	68h	1Ah
CAPCOM Register 11	CC11IR	CC11IE	CC11INT	6Ch	1Bh
CAPCOM Register 12	CC12IR	CC12IE	CC12INT	70h	1Ch
CAPCOM Register 13	CC13IR	CC13IE	CC13INT	74h	1Dh
CAPCOM Register 14	CC14IR	CC14IE	CC14INT	78h	1Eh
CAPCOM Register 15	CC15IR	CC15IE	CC15INT	7Ch	1Fh
CAPCOM Timer 0	TOIR	TOIE	TOINT	80h	20h
CAPCOM Timer 1	T1IR	T1IE	T1INT	84h	21h
GPT1 Timer 2	T2IR	T2IE	T2INT	88h	22h
GPT1 Timer 3	T3IR	T3IE	T3INT	8Ch	23h
GPT1 Timer 4	T4IR	T4IE	T4INT	90h	24h
GPT2 Timer 5	T5IR	T5IE	T5INT	94h	25h
GPT2 Timer 6	T6IR	T6IE	T6INT	98h	26h
GPT2 CAPREL Register	CRIR	CRIE	CRINT	9Ch	27h
A/D Conversion Complete	ADCIR	ADCIE	ADCINT	A0h	28h
A/D Overrun Error	ADEIR	ADEIE	ADEINT	A4h	29h
Serial channel 0 Transmit	S0TIR	SOTIE	SOTINT	A8h	2Ah
Serial channel 0 Receive	SORIR	SORIE	SORINT	ACh	2Bh
Serial channel 0 Error	SOEIR	SOEIE	SOEINT	B0h	2Ch
Serial channel 1 Transmit	S1TIR	S1TIE	S1TINT	B4h	2Dh
Serial channel 1 Receive	S1RIR	S1RIE	S1RINT	B8h	2Eh
Serial channel 1 Error	S1EIR	S1EIE	S1EINT	BCh	2Fh

Table 7-1. Interrupt Sources And Associated Interrupt Vectors



The vector locations for hardware traps and the est priority (trap priority III). For more details on recorrespondingstatus flags in register TFR are set refer to chapter 1.

listed in table 7.2. Also listed are the priorities of Software traps may be performed to any vector lotrap service in case simultaneous trap conditions cation between 0h and 1FCh. A routine entered by might be detected within the same instruction. Afa software TRAP instruction is always executed on the current CPU priority level whichinglicated in the ILVL field in the PSW. This means that routines overflow), program execution starts from location 0000h. Reset conditionshave priority over every other system activity and theore have the high

Exception Condition	Trap Flag	Trap Vector	Vector Location	Trap Number	Trap Priority
Reset Functions :					
Hardware Reset Software Reset Watchdog Timer Overflow	- - -	RESET RESET RESET	0h 0h 0h	0h 0h 0h	
Class A Hardware Traps :					
Non-Maskable Interrupt Stack Overflow Stack Underflow	NMI STKOF STKUF	NMITRAP STOTRAP STUTRAP	08h 10h 18h	2h 4h 6h	
Class B Hardware Traps :					
Undefined Opcode Protected Instruction Fault Illegal Word Operand Access Illegal Instruction Access Illegal External Bus Access	UNDOPC PRTFLT ILLOPA ILLINA ILLBUS	BTRAP BTRAP BTRAP BTRAP BTRAP	28h 28h 28h 28h 28h 28h	Ah Ah Ah Ah Ah	
Reserved			[2Ch-3Ch]	[Bh-Fh]	
Software Traps TRAP Instruction			Any [0h-1FCh] in steps of 4h	Any [0h-7Fh]	Current CPU Priority

Table 7-2. Reset And Trap Vector Locations

7.2 NORMAL INTERRUPT PROCESSING AND PEC SERVICE

The priority of service for interrupts and PEC re- simultaneous requests from a group of different quests is completely programmable. Each source sources on the same priority level. At the end of the request can be assigned to a specific priority. Once instruction cycle, only one source with the highest per instruction cycle, all sources which requirepriority will be left with control of the interrupt sys-PEC or interrupt processing will contend for servic-tem. This source will then benabledfor servicing ing. Every requesting source will try to exert its pri-if the priority of the request be arbitration, (called 'group priority') has been implemented that which occurs once every instruction cycle, is called allows the specification of the order of service fora 'round of prioritization'.



7.2.1 Interrupt System Register Description xxIC Interrupt processing is controlletbballyby the Interrupt Control Register for Source xx PSW through a general interrupt enable bit (IEN) Reset Value :0000h and the CPU priority field (ILVL). delitionally the 7 6 5 4 3 2 1 0 different interrupt sources are controlled individually by their specific interrupt control registers xxIR xxIE ILVL GLVL Thus, the acceptance of requests by the CPU is determined by both the individual interrupt controp 7 = xxIR: Interrupt Request Flag. xxIR = 0: No interrupt request registers and the PSW. For PEC service, one addixxIR = 1: Interrupt request. tional dedicated register and 2 pointers must be programmed in order to specify the task which is tob6 = xxIE: Interrupt Enable Control Bit. be performed by the respective PEC service chanxxIE = 0: Interruptisabled nel. xxIE = 1: Interrupenabled. **b5 to b2 =**ILVL: Interrupt Priority Level. ILVL = Fh: Highest priority level 7.2.1.1 INTERRUPT CONTROL REGISTERS ILVL = 0: Request will not be serviced.

All interrupt control registers are organized identically. An interrupt control register is 8 bits wide and b1, b0 = GLVL: Interrupt Group Priority. contains the complete interrupt status information GLVL = 3: Highest group priority GLVL = 0: Lowest group priority. of the associated source which is required during one round of prioritization. All interrupt control registers are bit addressable, and all bits can be read or written by software. This allows each interrupt source to be programmed or modified with just one instruction. When accessing interrupt control registers through instructions which operate on word data types, bits 8 through 15 will be read as zeros, xxIE - Interrupt Enable Flag while the written value is signifizent.

This bit is used to indidually enable or disable the acceptance of a service request.

Control registers xxIC is shown, where xx replaces ILVL - Interrupt Priority Level Field, xxIC[5..2]

the mnemonic for the specific source. Each interrupt control register with its name and address will These four bits specify the priority level of a service request. Values from 0h through Fh can be specibe shown in the specific section on the ipheralt is associated with (see chapter 8). The function of fied in this field, where Fh represents the highest each single or multiple bit field of an interrupt con-priority level.

trol register is described in more detail in the ing paragraphs.

xxIR - Interrupt Request Flag

This bit is set by hardware whenever a service request from source xx occurs. The Interrupt Re- essing. Interrupt requests that are programmed to quest flag is automatically cleared upon entry to priority levels 13 through 1i Malways be serviced the interrupt service routine or upon service of the by normal interrupt processing. request by the PEC. In the case of PEC service, the Interrupt Request flag remains set if the For interrupt requests which are selected for PEC COUNT field of the selected PEC channel goes to zero (see section 7.2.2.1 for details). This allows a normal CPU interrupt to respond to a completed channel number. In other words, by programming PEC block transfer. Modifying the Interrupt Re- a source on priority level 15 (ILVL=1111b), PEC quest flag by software causes the same effects as channels7 through 4 can be selected. By programif it had been set or cleared by hardware.

Besides, an example of the STDx166's Interrupt

Interrupt requests that are programmed to priority levels 15 or 14 (i.e. ILVL=111Xb) will be serviced by the PEC, unless the COUNT field of the associated PEC channel contains zero. In this case, the request will be serviced by normal interrupt proc-

service by the method described above, the LSB of ILVL represents the MSB of the associated PEC ming a source on priority level 14 (ILVL=1110b),



PEC channels 3 through 0 can be selected. The These two bits are interpreted as the relative prioractual PEC channel number is then determined by ity of an interrupt service request within a group of the Group Priority field GLVL which is described insimultaneous requests from different sources on the followingparagraph. Figure 7.1 shows the the same priority level. For sources which are promapping of the ILVL and GLVL fields and their in- grammed for PEC service in their ILVL fields, the 2 terpretation during a round of prioritization. bits of GLVL represent the 2 LSBs of the associ-

During the prioritization process, the ILVL fields ofated PEC channel number. See also figure 7.1. all interrupt requesting sources are compared to The group priority field is particularly relevant for the current CPU priority level which is contained inresolving simultaneous interrupt requests from the ILVL field of the PSW. An interrupt request of several sources on the same priority level. Up to 4 higher priority than the current CPU priority can in-sources can be programmed to the same priority level. They are prioritized according to ir group terrupt the executing routine.

Upon entry into an interrupt service routine, the pri-priority, where 3 is highest group priority. This also ority level of the source that won the arbitration is means that smultaneous equests for PEC service copied into the ILVL field of the PSW aftenshing the old PSW contents on the stack.

are prioritized according to their PEChannel number: the PEC channel with the highest number has the highest priority.

The interrupt system of the ST10x166 allows nesting of up to 15 interrupt service routines of different Note: All interrupt sources that are abled and priority levels. Note that an interrupt source which be programmed to the same priority level must always is programmed to different group priorities. Othis programmed to priority level 0 will never be serverwise, an incorrect interrupt vector will be genericed by the CPU, because its priority level can ated. never be higher than the CPU priority.

GLVL - Interrupt Group Priority Field, xxIC[1..0]

Figure 7.2 exemplifies the possible configurations which can be programmed in the interrupt control registers.

7.2.1.2 INTERRUPT CONTROL FUNCTIONS IN THE PSW

Figure 7-1. Mapping Of ILVL And GLVL Fields For The Interrupt Control Registers





Field ILVL GLVL		Type of Service
		(COUNT: PEC Transfer Counter field Of Selected PEC Channel)
1 1 1 1	1 1	If COUNT ≠ 0: PEC Service, Channel 7
1111	11	If COUNT = 0: CPU Interrupt, Priority Level 15, Group Priority 3
1111	10	If COUNT ≠ 0: PEC Service, Channel 6
1111	10	If COUNT = 0: CPU Interrupt, Priority Level 15, Group Priority 2
1110	11	If COUNT ≠ 0: PEC Service, Channel 3
1110	11	If COUNT = 0: CPU Interrupt, Priority Level 14, Group Priority 3
1110	0 0	If COUNT ≠ 0: PEC Service, Channel 0
1110	0 0	If COUNT = 0: CPU Interrupt, Priority Level 14, Group Priority 0
1 1 0 1	11	CPU Interrupt, Priority Level 13, Group Priority 3
1101	10	CPU Interrupt, Priority Level 13, Group Priority 2
1101	0 1	CPU Interrupt, Priority Level 13, Group Priority 1
1101	0 0	CPU Interrupt, Priority Level 13, Group Priority 0
0001	0 0	CPU Interrupt, Priority Level 1, Group Priority 0
0000	11	No Service
0000	10	No Service
0000	0 1	No Service
0000	0.0	No Service

Figure 7-2. Examples Of Possible Configurations In The Interrupt Control Registers



The Processor Status Word (PSW) is funionally divided into 2 parts: the lower byte of the PSW ba- struction cycle and is never interrupted, the CPU sically represents the arithmetic status of the CPU, priority field remains unaffected by a PEC service. the upper byte of the PSW controls the interrupt For hardware traps, the CPU priority is set to the system of the ST10x166. This section specifically highest priority level (i.e. 15) in the ILVL field of the refers only to those fields of the PSW the bally control interrupt and PEC service functions. The be serviced while an exception trap service routine organization of the PSW is shown in figure 7.3.

ILVL - CPU Priority Field, PSW[15..12]

routine that is currently being executed by the higher level requests.

Because a PEC data transfer takes only one in-

PSW. Therefore, no interrupt or PEC request can is in progress. The software TRAP instruction, however, does not change the CPU priority in the These four bits represent the priority level of the ILVL field of the PSW, thus it can be interrupted by

CPU. During reset, the CPU Priority field is initial- IEN - Interrupt Enable Control Bit, PSW.11

ized to the lowest priority level (i.e. level 0). Upon This biglobally enables or disables PE6 peration entry to an interrupt service routine, the four bits and the acceptance of interrupts by the CPU. from the interrupt source's Priority Level field ILVL When IEN is cleared, no interrupt requests are acare copied into these four bits of the PSW, after the cepted by the CPU. When IEN is set to '1', all interprevious contents of the PSW have beginshed rupt sources, which have been iniddually onto the system stack. enabledby the Interrupt Enable bits in their associ-

To determine which interrupt will be serviced, the ated control registers, and obally enabled. interrupt system antinuously compares the cur-Note: Traps are non-maskable and are therefore rent CPU priority to the priority levels of pelhding not affected by the IEN bit. interrupts. Modifying the ILVL field of the PSW offers the apability of programming the priority level below which the CPU can not be interrupted.

7.2.2 PEC Service Channels Register Description

PSW (FF10h / 88h) **Processor Status Word** Reset Value :0000h 15 14 13 12 11 10 9 8 ILVL IEN **HLDEN** R 7 6 5 4 3 2 1 0 v С R USR0 MULIP Ε Ζ N

Figure 7-3. Interrupt Control Functions In The PSW

The ST10x166's Peripheral Event Controller (PEC) provides 8 PEC Servic Channels Upon an interrupt request, a PEC channel is capable of performing a single byte or word data transfer between any two memory locations in segment 0 Reset Value :0000h (data pages 0 through 3). Each channel consists of

a dedicated PECChannelCounter/Control register and a pair of pointers for source and destination o the data transfer.

7.2.2.1 PEC CHANNEL COUNTER/CONTROL REGIS-TERS

Each of the 8 PEC service channels implemented in the ST10x166 issupplied with a separate PEC Channel Counte/Control register. Note that these registers are NOT bit addressable. They will be referred to as PECCy, where y represents the number of the associated PEC channel (y=brough 7). Each register specifies the task which is to be performed by the associated PEChannel A specific PEC channel is selected by an interrupt source through the ILVL and GLVL field in the interrupt control register of the respective source (see figure 7.1). Table 7.3 lists all PEChannel counter/control registers, while their organization is shown besides. In the liowing, their function will be discussed in detail.

INC - Increment Control Field

This 2-bit field specifies whether the Source Pointer or the Destination Pointer of the associated PEC channel shall be incremented after a PEC data transfer. Only one of the 2 pointers (either the Source or the Destination Pointer) may be incremented, it is not possible to increment both pointers after a transfer. When the function 'increment no pointer' is selected (INC = 00b), the transfer is always performed between the same two memory locations.

Note: When software tries to program the INC field to 11b, this value is modified by hardware to 10b.

Table 7-3. PEC Channel Counter/Control Registers, Su mmary

PECCy

PEC Channel Counter/Control Registers, Organization (y = 0 through 7)

F	15	14	13	12	11	10	9	8	
f			R			IN	с	BWT	
	7	6	5	4	3	2	1	0	
COUNT									

b15 to b11 =R: Reserved.

b10, b9 = INC: Increment Control Field: INC = 00b: Increment no pointer INC = 01b: Increment destination pointer INC = 10b: Increment source pointer

INC = 11b: (Reserved).

b8 = BWT: Byte/Word Transfer Select bit: BWT = 0: Word Transfer BWT = 1: Byte Transfer. b7 to b0 = COUNT: PEC Transfer Counter Field:

COUNT = FFh :Countinuous transfer mode, COUNT value not decremented FEh ≥ COUNT ≥ 1 :COUNT value decremented after each transfer

COUNT = 0:CPU interrupt is generated

Control Register	Physical Address	8-Bit Address	Control Register	Physical Address	8-Bit Address
PECC0	FEC0h	60h	PECC4	FEC8h	64h
PECC1	FEC2h	61h	PECC5	FECAh	65h
PECC2	FEC4h	62h	PECC6	FECCh	66h
PECC3	FEC6h	63h	PECC7	FECEh	67h



mented after a PEC data transfer.

BWT - Byte/Word Transfer Selection Bit

This bit selects the data type to be transferred upon a PEC service request. When the BWT bit is set to '1', the BYTE data type is selected for a PEC transfer.

When BWT is cleared, the selected data type for a PEC transfer is WORD. For byte transfers, the optional increment value of the source or destination or

COUNT - PEC Transfer Counter Field

This 8-bit field is used to specify the number of data

transfers to be performed by the respective PEC 7.2.2.2 PEC SOURCE AND DESTINATION POINTERS channel. Either an unlimited or a limited number of transfers (0 through 254) can be programmed. The Eight pairs of word-wide pointers are associated Transfer Counter field operates as an 8-bit down- with the 8 PEC Service Channels. Each pair is dicounter. Values from 0 through FFh can be speci- rectly assigned to one specific PEC channel. Each fied in this field, where 0 and FFh have a special of these pairs of pointers consists of a Source meaning.

If the COUNT value is between FEh and 2 at the time the PEC service request is generated, the value is decremented after each PEC data transfer. Also, the Interrupt Request flag of the source (byte addresses FDE0h through FDFFh) in the inwhich generated the PEC service request is cleared.

If the COUNT value equals 1 at the time the PEC service request is generated, the value is decremented to zero after the PEC data transfer, but the ated the request remains set. This will cause another request from the associated source.

If the COUNT value equals 0 at the time the request is generated, no PEC data transfer will be performed. Instead, a CPU interrupt request is generated onthe same priority level (15 or 14) as the origina PEC request. The CPU branches to the interrupt service routine of the source that gener-of the associated PEC Service hannel (x=0 ated the request. This interrupt service routine can prove through 7). Figure 7.4 shows the mapping of the be used to reprogram the associated PEC service channel.

erate CPU interrupt requests on the 2 highest priority levels (level 15 or 14). For any source request addresses contained in the PEC source and destion priority level 15 or 14 whose COUNT field of the nation pointers are interpreted as direct 16-bit associated PEC channel contains 0, a CPU inter- memory addresses in segment 0, so that data rupt request with the vector of that source is gener-transfers can be performed between any two ated. Note that no PEC data transfer operation can memory locations within the first four data pages be performed while the CPU is executing a routine (pages 0 through 3).

on CPU priority level 15. While the CPU is execut- 7.2.3 Prioritization of Interrupt and PEC ing a routine on CPU priority level 14, only PEC Service Requests

This will cause the Source Pointer to be incre- data transfers through service channels 4 through 7 can be processed.

If the Transfer Counter field has been set to FFh. the continuous transfer mode is selected for the respective PEC channel. In this mode, the COUNT value is not decremented, which means that an unlimited number of transfers will be performed by this PEC channel. The operation of a PEC Service Channelprogrammed focontinuoustransfer can only be terminated either by sabling PEC service, by reprogramming its PEC Channel pointer is 1. For word transfers, the optional incre-Counter/Control register. For the different possibiliment value of the source or destination pointer is 2 ties of disabling interrupt sources, see section 7231

Pointer, which contains he source address of the PEC data transfer, and a Destination Pointer, which contains the respective destination address.

These pointers share the top 16 word locations ternal RAM. If no PEC service is required for a specific PEC channel, the locations of its pointers can be used for general data storage.

Note: If word data transfer is selected for a specific PEC channel (i.e. bit BWT=0), the respective Interrupt Request flag of the source which gener- Source and Destination Pointers must both contain a valid word address which points to an even byte boundary. Otherwise the Illegal Word Access trap will be invoked when this channel is used (see section 7.3.2.6).

> In the following, a Source Pointer will be referred to as SRCPx, and a Destination Pointer will be referred to as DSTPx, where x indicates the number PEC Source and Destination Pointers into the internal RAM.

Note: This feature can be used to specifically gen- Note that for all PEC data transfers, the data page



Figure 7-4. Mapping Of PEC Source And Destination Pointers into the Internal RAM



sources that arænabled compete for service in the prioritization process. The prioritization se-In all cases, the source on theighest priority level quence is repeated every instruction cycle.

7.2.3.1 ENABLING AND DISABLING OF INTERRUPT SOURCES

Enablingand disabling of interrupt sources can be performed in several ways:

- Each interrupt source can biedividuallyen-1) abled or disabled by setting or clearing its Interrupt Enable flag in the interrupt control register that is associated with this source. However, as long as the global Interrupt Enable control bit IEN in the PSW has not been set, all interrupt sources remain obally disabled and no interrupt requests will be acknowledgedby the CPU.
- When the IEN bit in the PSW is set to '1', all in- ciency. terrupt sources that have been individually en-Normally, the 2 highest priority levels (level 15 and abled become globally enabled. Interrupt requests which are generated by these tion process. The requests will be acknowledged by the CPU according to their priority.
- By programming the ILVL field of an Interrupt Control register to level 0, the associated source can never interrupt the CPU.
- 4) Programming the CPU priority in the PSW to a certain level prevents the CPU from being interrupted by requests on the same or any struction, e.g. the Bit F ield (BFLDH) instruction.

7.2.3.2 PRIORITY LEVEL STRUCTURE

grammed to the same priority level.

Interrupt and PEC service requests from all ferent sources on the same priority level is not fixed by the system but can be assigned via software.

> which also has the highest group priority wins the current round of prioritization. Whether the request of this source will be accepted by the CPU or not depends on the current CPU priority. If the priority of the requesting source is higher, the request is acknowledgedand the CPU passes control to the source's interrupt vector.

> The interrupt system supports 16 different priority levels. Only 15 of those levels are actually effective priority levels because requests on level 0 are not capable of interrupting the CPU. Therefore, up to 15 interrupt service routines on different priority levels can be nested. In the following section, a method will be described which allows the limitation of nested interrupt levels to a number less than 15. This may be desirable for reasons of stack effi-

14) are used by PEC requests. Those levels can also be used to process high priorit CPU intersources can then participate in the prioritiza- rupt if the COUNT field of the selected PEC channel contains 0 at the time this channel is invoked (see section 7.2.2.1).

> 7.2.3.3 EXAMPLE FOR THE USE OF THE CPU PRI-ORITY

The priority level of the routine currentitiesing serviced by the CPU is indicated in the CPU Priorlower level. With this method, all interrupts be- ity field (ILVL) of the PSW. Modifying the CPU Prilow a certain level can be disabled with one in- ority field of the PSW by software adas ditional flexibility to the interrupt system of the ST10x166. For example, it provides the user with a means of 'reducing' the implemented number of 16 priority levels to any smaller integer number. This may be desirable to prevent a group of several different tasks with similar importance from interrupting

In the ST10x166's interrupt system, the priority of a request for interrupt or PEC service is completely each other. It also reduces the stack depth. For up programmable All enabled source requests must to 4 tasks per group, this can simply be done by asprogrammable. All enabled source requests must be programmed to different priorities, which means signing the associated interrupt sources to the that sources which are programmed to the same same priority level (in their ILVL field), but to differthat sources which are programmed to the same same priority level (in their ILVL field), be priority level must be programmed to different ent group priorities (in their GLVL field).

group priorities. Otherwise, undetermined results

may occur for the interrupt vector. Using the group

priorities 0 through 3, up to 4 sources can be pro-

To prevent a group of more than 4 tasks with similar importance from interrupting each other, the

The advantage of this priority scheme is that the or-first action within an interrupt service routine of der for servicing of simultaneous requests from difeach of these tasks could be to set the CPU Priority



field to the priority level (ILVL) of the source with For example, an application may have 24 interrupt the highest priority within this group. In this way, in sources, where these sources must beganized terrupt or PEC service requests of higher priority in 3 priority classes with 8, 10, and 6 sources per other than in this group are still accepted. class. In the priority scheme of the ST10x166, the

All interrupt requests of lower or equal priority be-24 sources could be organized and or figured as come pending. Thus, the interrupt system oper-follows: ates as if all tasks of the group were on the same In this example, the 3 user-defined priority levels

priority level. are called 'classes'. Each of the three classes A throughC includes interrupt sources on 2 or 3 pri-

ILVL		GL	VL	Organization	
	3	2	1	0	
Fh					PEC Service & Channels
Eh					
Dh					
Ch	x	x	x	x	Class A.8 Interrupts
Bh	x	x	x	x	
Ah					
9					
8	x	x	x	x	
7	x	x	x	x	Class B, 10 Interrupts
6	x	x			
5	x	x	x	x	Class C. 6 Interrupts
4	x	x			
3					
2					
1					
0					No Service

Table 7-4. Example of 24-Interrupt Organization In 3 Classes

ority levels of the interrupt system. The 2 highest Using this technique, interrupts generated by the priority levels of the interrupt system are used by lowest class (i.e. C) can be interrupted by a request the PEC service functions. Priority level 0 does not from higher classes (i.e. B or A). However, an interprovide interrupt service. With the organization rupt service routine of a source the shown in table 7.4, any acknowledged interrupt highest class (i.e. A) can not be interrupted by refrom the sources within a class (e.g. A) must set quests of the same or lower classes. the CPU Priority field of the PSW to the highest pri-7.2.4 Interrupt Procedure

ority level ontained inits class (e.g. 8 for class B) at the beginning of its interrupt service routine.

Once an interrupt has been selected for servicing, the state of the task currently being executed by



the CPU is saved on the system stack. To ensure correct return to the location where the task had to '1'. The Interrupt Request Flag of the source that been interrupted, the information stored on the caused the interrupt is cleared. The CPU then stack also depends on whether segmentation is passes control to the source's interrupt vector. The currently enabled, as indicated by the SGTDIS bit pushed IP contains the address of the instruction in the SYSCON register. to which execution will return after the interrupt service routine is completed. Upon execution of the RETI instruction (Return 7.2.4.1 INTERRUPT PROCEDURE WITH SEGMENfrom Interrupt), the information that was pushed on TATION DISABLED the stack ispoppedin reverse order. In this way, If segmentation isdisabled, the contents of the the status of the interrupted routine is restored. PSW and the contents of the IP are pushed on the system stack. The interrupt source's priority level is Figure 7.5 shows how the system stack is affected then copied into the CPU Priority field of the PSW. when an interrupt is a clowledged while segmen-If a multiply or divide operation was in progress^{tation} is disabled. when the interrupt was a **clowledged** the MULIP

bit in the PSW of the interrupt service routine is set 7.2.4.2 INTERRUPT PROCEDURE WITH SEGMEN-TATION ENABLED



Figure 7-5. Interrupt Procedure With Segmentation Disabled

ST10x166's interrupt system when segmentation interrupt is cleared. If a multiply or divideration is enabled is independent of the code segment that the CPU is currently executing from.

If segmentation is used/hen an interupt request is acknowledged, the Code Segment Pointer

The procedure that will be performed by the terrupt Request flag of the source that caused the was in progress when the interrupt was acknowledged, the MULIP bit in the PSW of the interrupt service routine is set to '1'. No data page pointer is affected.

(CSP) must also be pushed on the system stack to Upon execution of the RETI instruction (Return ensure correct return to the previous segment after from Interrupt), the information that was pushed on completion of the interrupt service routine. The the stack is popped in reverse order to restore the contents of the PSW are pushed first, then the con- previous status. Figure 7.6 shows how the system tents of the CSP and IP are pushed on the system stack is affected by an interrupt that is acknowstack. The CSP for the interrupt service routine is ledged when segmentation enabled.

set to segment zero. As with segmentation dis- 7.2.4.3 CONTEXT SWITCHING FOR INTERRUPT abled, the interrupt source's priority level is copied SERVICE ROUTINES into the CPU Priority field of the PSW, and the In-





Figure 7-6. Interrupt Procedure With Segmentation Enabled

Context switching in conjunction with processing as an alternative to software oriented interrupt an interrupt service routine allows adstishinga processing, the PEC provides a way to minimize new context within the interrupt service routine.interrupt latency and software overhead in cases Thus, a completely new set of General Purpose where only a single data transfer operation is re-Registers (GPRs) can be provided for the interrupt quired to service peripheraldevice. As all the service routine, without the need of explicitly sav-ST10x166's peripheral functions arentrolled by ing and restoring registers.

the Switch Context instruction (SCXT) within the from the Special Function Registers and a data interrupt service routine before any GPR is ac- memory location to handle service requests. Excessed. For example, the instruction SCXT CP, #New Bank is used to push the previous value of converter, or data from a serial channel. With the the Context Pointer (CP) on the system stack and ST10x166's PEC, data transfers between two set the CP to the value #New Bank which is specified as an immediate operand in the SCXT instruc- through 3) are possible. tion. Note that GPRs in the new register bank The PEC data transfer itself does not affect the IP should not be accessed by the instruction immedi-or the flags in the PSW. Therefore, no program atelyfollowinghe SCXT instruction (see also section 5.1.4).

an interrupt service routine, the previous Contexticing ofperipheral equests. Pointer must beoppedfrom the system stack to ensure correct return to the previous context.

7.2.5 Interrupt Processing via the Peripheral Event Controller PEC

Special Function Registers (SFRs), it is sufficient Context switching can be performed by executing for many applications to simply transfer data to or amples would be storing of results from the A/D memory locations in segment 0 (data page 0

status information needs to be saved when the PEC performs a data transfer. This improves the Before executing the RETI instruction at the end of overall system throughput and speeds up the serv-

> The priority level structure of the SUE 166's interrupt system has beedesigned such that requests for PEC service have priority over requests for CPU interrupt service. Exceptions to this are when the CPU is executing a routine on CPU priority



on CPU priority level 14, only PEC data transfers used to reprogram the affected PEC channel. A essed. While the CPU is executing a routine on dure is shown in figure below. CPU priority level 15, no PEC data transfers can be Note: All sources which are requesting PEC servprocessed.

level 15 or 14. While the CPU is executing a routine the associated interrupt service routine can be through service channels 4 through 7 can be proc-functional diagram of the basic PEC service proce-

ice should be programmed to the same PEC serv-

When an interrupt request that has been pro- ice channel ONLY if it is ensured that they do not grammed for PEC service is selected for servicing generate simultaneous requests while the COUNT by the prioritization circuit, the PEC performs one field of the respective brannel contains 1. In the data transfer operation. The data type (byte or case of simulaneous requess where the COUNT word) for this transfer is determined by bit BWT in field contains a value greater than 1 at the time the the PEC channel control register PECCy of the re- PEC channel is invoked, only one PEC data transspective PEC channel. The source and the desti- fer will be performed for all of the simultaneous renation of this data transfer are pointed to by sourcequests. When the COUNT field contains 1 and pointer SRCPy and destination pointer DSTPy. simultaneous PEC requests for this channel are

After completion of the transfer operation, one of generated, one PEC data transfer is performed, the 2 pointers can optionally be incremented and and an interrupt to an undetermined vector ad-the channel's transfer counter COUNT can be de-dress may occur.

cremented. When the transfer counter reaches 0, 7.2.6 Interrupt and PEC Response Times a normal CPU interrupt request is generated and



Figure 7-7. PEC Service Procedure



Interrupt response time is defined as the time re-

quired from the moment an interrupt request flag of on the instructions N through N-3 which are in the an enabled interrupt source is set until fetching of pipelineat the time the request flag is set, and on the first instruction I1 at the interrupt vector location the following wo instructions N+1 and N+2. This is can begin. In general, the interrupt response time explainedby thepipelinediagram in figure 7.8. in the ST10x166 is 3 instruction cyclesdupends

FETCH	N	N + 1	N + 2	l1			
DECODE	N - 1	N	TRAP (1)	TRAP (2)			
EXECUTE	N - 2	N - 1	N	TRAP			
WRITEBACK	N - 3	N - 2	N - 1	N			
1 IR-Flag <u>0</u>							
				¦			
Interrupt Response Time							

Figure 7-8. Pipeline Diagram For Interrupt Response

Whenever thepipeline is advanced and a new inflag is set during the first state of an instruction cystruction cycle is started, all sources whose inter-cle, the minimum interrupt response time under rupt request flags have been set during the these conditions is 6 state times (300ns at 40MHz). previous cycle compete for service in a round of In general, all delays with respect to the standard

prioritization. In the next cycle, a TRAP is performed to the vector location of twenningsource, and the source's interrupt request flag is reset to in a longer interrupt response time. Men internal '0'. Fetching of the instruction I1 at the vector loca-hold conditions between instruction pairs N-2/N-1 tion is started in the llowing cycle. All instructions that are in the pipeline at the time the interrupt request flag is set will be completed before the inter-may be extended by 1 state time for each of these rupt service routine, while the lowing insuction N+1 will be executed after return from the interrupt service routine. As can be seen from figure 7.8, trap, or MOV Rn, [Rm+ #data16] instruction, the the TRAP instruction requires two cycles to push minimum interrupt response time may additally the PSW generated by instruction N and the IP and be extended by 2 state times during internal ROM (in segmentation mode) the CSP of instruction program execution. In case instruction N reads the N+1.

instruction execution time which may occur during execution of instructions in the pipeline may result or N-1/N occur, or instruction N explicitly writes to the PSW, the minimum interrupt response time conditions. When instruction N reads aperand from the internal ROM, or when N is a call, return, PSW and instruction N-1 has an effect on the con-

The minimum interrupt response time is 5 states dition flags, the interrupt response time may addi-(250ns at 40MHz). Thisappliesto program execu- tionally be extended by 2 state times. The worst tion from the internal ROM when no external oper- case interrupt response time during internal ROM and read requests are performed, and when the program execution is 12 state times (500 ns at interrupt request flag is set during the last state of40MHz). See paragraph 5 for more details on inan instruction cycle. When the interrupt request struction timing.



The absolute worst case interrupt response time location in the internal ROM, the interrupt response will occur when instructions N through N+2 are time is 1 word bus access plus 4 states. executed out of an external memory, instructions N After an interrupt service routine has been termi-

After an interrupt service routine has been termiand N+1 require external operand read acesses, instructions N-3hrough N write bac external operands, and the interrupt vector location is also in the external memory. In this case, the interrupt response time is the time to perform 9 word bus accesses, because instruction I1 can not be fetched over the external bus until all write, fetch and read requests of preceding instructions in the period are terminated. Under the same onditions but with the interrupt vector location in the internal ROM, the interrupt response time is 7 word bus accesses plus 2 states, because fetching of I1 from

the internal ROM can start earlier. Note that these Similar to the interrupt response time, the reworst case situations are rather untypical and oc-sponse time for a PEC data transfer request can cur only when instructions N and N-1 are indirect be defined as the time required from the moment MOV instructions between two external memory an interrupt request flag has been set until the PEC locations. When instructions N through N+2 are data transfer is started. In general, the PEC reexecuted out of an external memory, and the inter- sponse time in the ST10x166 is 2 instruction cyrupt vector location is also in external memory, butcles. It depends on the inteructions N-3 through N all operands for instructions N-3 through N are in which are in the pipelineat the moment the request internal memory, then the interrupt response time flag is set, and on theolowinginstruction N+1. is the time to perform 3 word bus accesses. Under This is explained by the pipelinediagram in figure 7.9.



Figure 7-9. Pipeline Diagram For PEC Response Time

Once per instruction cycle, adhabled interrupt PEC response time during internal ROM program sources whose interrupt request flags have been execution is 9 state times (350ns at 40MHz). set during the previous cycle compete for service The absolute worst case PEC response time will in a round of prioritization. In the next cycle, the occur when instructions N and N+1 are executed PEC data transfer is started when the inning out of an external memory and both require extersource was programmed for PEC service, and the nal operand read accesses, and instructions N-3 source's interrupt request flag is reset to '0'. Note through N-1 write back external operands. In this that when instruction N reads any of the PEC con- case, the PEC response time is the time to perform trol registers PECC0 through PECC7 while a PEC 7 word bus accesses. Note that this worst case request wins the current round of prioritization, this situation is rather untypical and occurs only when round is repeated and the PEC data transfer is instructions N and N-1 are indirect MOV instrucstarted one cycle later. tions between two external memory locations.

The minimum PEC response time is 3 states (150ns at 40MHz). Thisappliesto program execution from the internal ROM when no external operand read requests are performed, and when the interrupt request flag is set during the last state of word bus access plus 2 state times. an instruction cycle. When the request flag was set

PEC response time is 4 state times.

When internal hold onditions between insruction pairs N-2/N-1 or N-1/N occur, the minimum PEC each hold condition. When instruction N reads an bus in an external program environment. operand from the internal ROM, or when N is a call, return, trap, or MOV Rn, [Rm+#data16] instruction,

the minimum PEC response time may addinally be extended by 2 state times during internal ROM Nineteen of the ST0x166'sport pins may be used PSW and instruction N-1 has an effect on the con-

When instructions N and N+1 are executed out of an external memory, but all operands for instructions N-3 through N-1 are in internal memory, then the PEC response time is the time to perform 1

during the first state of an instruction cycle, the Once a request for PEC service has been acknowledged by the CPU, the execution of the next instruction is delayed by 2 state times plus the additionatime it might take to fetch the source operand from internal ROM or external memory and response time may be extended by 1 state time for to write the destination operand over the external

7.2.7 External Interrupts

program execution. In case instruction N reads the as universal external interrupt input pins if their al-PSW and instruction N-1 has an effect on the con-dition flags, the PEC response time may addition-ally be extended by 2 state times. The worst case below.

Port Pin	Alternate Symbol	Alternate Function
P2.0	CC010	CAPCOM Register 0 Capture Input/Compare Output
:	:	: :
P2.15	CC15IO	CAPCOM Register 15 Capture Input/Compare Output
P3.2	CAPIN	CAPREL Register Capture Input
P3.5	T4IN	Timer 4 Count/Gate/Reload/Capture Input
P3.7	T2IN	Timer 2 Count/Gate/Reload/Capture Input

Table 7-5. Port Pins Configurable As External Interrupt Input Pins



For each of these pins, either a positive, a nega-grammed to X01b, interrupt request flags T2IR or tive, or both a positive and a negative external tran-T4IR in registers T2IC or T4IC will be set on a posisition can be selected to cause an interrupt or PEC tive external transition at pins T2IN/P3.7 or service request. The edge selection is performed T4IN/P3.5, respectively. When T2I or T4I are proin the control register of the propheral device asgrammed to X10b, then a negative external transisociated with the respective port pin. The periph-tion will set the corresponding request flag. When eral must be programmed to a specific operating T2I or T4I are programmed to X11b, both a positive mode to allow generation of an interrupt by the ex- and a negative transition will set the request flag. In ternal signal. The priority of the interrupt request isall three cases, the contents of the core timer T3 determined by the interrupt control register of the will be captured into the uxiliary timer registers T2 respective peripheral interrupt source, and the in-or T4 based on the transition at pins T2IN or T4IN. terrupt vector of this source will be used in case an When the interrupt enable bits T2IE or T4IE are interrupt is ackowledged. set, a PEC request or an interrupt request for vec-

external interrupt inputs, its direction control bidetails on the GPT1 block, see section 8.2. register DPx must be '0'.

When port pins CCxIO/P2.x (x=0 through 15) are to be used as external interrupt input pins, bit field^{tions}. When the capture mode enable bit T5SC in CCMODx in the control register of the correspond- register T5CON is set to '0', signal transitions on ing capture/compare register CCx must be config- pin CAPIN/P3.2 will only set the interrupt request ured for capture mode. When CCMODx is programmed to 001b, the interrupt request flag tion of register CAPREL is not activated. This CCxIR in register CCxIC will be set on a positive means that register CAPREL can still be used as external transition at pin CCxIO/P2.x. When CCMODx is programmed to 010b, a negative external transition will set the interrupt request flag. Through bit field CI in register T5CON, the effective transition will set the request flag. In all three can be selected. When Cl is programmed to 01b, a timer T0 or T1 will be latched into capture register quest flag. CI=10b selects a negative transition to CCx, independent whether the timer is running or set the interrupt request flag, and with CI=11b, PEC request or an interrupt request for vector request flag. When the interrupt enable bit CRIE is CCxINT will be generated. For further details on set, an interrupt request for vector CRINT or a PEC the CAPCOM unit, see section 8.1.

Pins T2IN/P3.7 or T4IN/P3.5 can be used as exter-

In order to use any of the pins listed in Table 7.5 as tor T2INT or T4INT will be generated. For further DPx.y in the corresponding port direction control Pin CAPIN/P3.2 differs slightly from the other pins described before in that it can be used as external interrupt input pin without affecting peripheral func-

flag CRIR in register CRIC, and the capture funcreload register for GPT2 timer T5 while pin CAPIN/P3.2 is used as external interrupt input.

When CCMODx=011b, both a positive and a nega- tive transition of the external interrupt input signal cases, the contents of the allocated CAPCOM positive external transition will set the interrupt renot. When the interrupt enable bit CCxIE is set, a both a positive and a negative transition will set the request will be generated. See section 8.2.2 for further details on the GPT2 block.

nal interruptnput pins when the associated auxil-The non-maskable interrupt input **MMI** provides iary timer T2 or T4 in block GPT1 is configured for another possibility to obtain CPU reaction on an capture mode. This mode is selected by program- external input signal. The MI pin is a dedicated inming the mode control fields T2M or T4M in control put pin which causes a hardware trap when a registers T2CON or T4CON to 101b. The active negative transition is detected on this pin. The edge of the external input signal is determined by trap function is discussed in de**fait**he following bit fields T2I or T4I. When these fields are pro- section.



7.3 TRAP FUNCTIONS

is selected for servicing according to table 7.2 in

The ST10x166 provides two different kinds of trap- section 7.1. ping mechanisms. These are software traps and Whenever a trap occurs, the PSW, the IP, and in hardware traps. Trap functions offer the possibility segmentation mode also the CSP, are pushed on to bypass the interrupt system's prioritization procthe system stack. The CPU priority field of the ess in cases where immediate system reaction is PSW of the trap service routine is set to the highest required. Trap functions are not maskable and al-possible priority level (i.e., level 15), the tissabling ways have priority over interrupt requests on anyall interrupts. The CSP is set to code segment zero if segmentation is enabled. The trap service roupriority level. tine must be terminated with the RETI instruction.

7.3.1 Software Traps

The eight hardware trap functions of the 1971 166

are divided into two classes, class A and B. The The TRAP instruction is used to cause a software traps of class A are the external Non-Maskable Incall to an interrupt service routine. Associated withterrupt (NMI), the Stack Overflow, and the Stack the trap instruction is a trap number that can be Underflow trap. All of these traps have the same specified in the operand field of the instruction trap priority, but each of them has a separate vec-This trap number determines which vector locationtor address.

in the memory space from 0h through 1FCh will be The traps of class B are the llowing: branched to (see also table 7.2 in section 7.1.).

Executing a TRAP instruction causes a similar ef- - Undefined Opcode Trap fect as if an interrupt at the same vector had oc- - Protection Fault Trap cured. The IP and PSW, and in segmentation mode also the CSP, are pushed on the internal system stack and a jump is taken to the specified - Illegal Instruction Access Trap vector location. When segmentation esabled

- Illegal Word Operand Access Trap
- Illegal External Bus Access Trap

and a trap is executed, the CSP for the trap service These trap functions all share the same trap priorroutine is set to code segment 0. However, the ity and vector address. CPU Priority field of the PSW is not modified and

the trap service routine is executed on the priorityIn order to allow a trap service routine to identify level from which it was invoked. Therefore, the the kind of trap which caused the exception, a bitservice routine entered by the TRAP instruction addressable Special Function Register, the Trap can be interrupted by other traps or higher priorityFlag Register (TFR), is provided. The coguration interrupts. No Interrupt Request flags are affected of this register is shown next page.

by the TRAP instruction. The interrupt service rou- For each trap function, a separate request flag is tine called by a TRAP instruction must be termi- implemented. When a hardware trap occurs, the nated with a KETI (return from interrupt) instruction corresponding equest flag in the TFR register is to ensure correct return.

7.3.2 Hardware Traps

Hardware traps are used to identify faults or spe-fects as if it had been set by hardware. cific system states at runtime which cannot be After the reset functions which have highest sysidentified at assembly time. Eight different hard- tem priority (trap priority III), the traps of class A ware trap functions are supported by the ST10x166. When a hardware trap condition has been detected, the CPU branches to the trap vector location for the respective trap condition. De-traps occurs at a time, an interal hardwar prioripendingon the trap condition, the instruction which caused the trap is either completed cancelled (i.e., it has no effect on the system state) before the traphandlingroutine is entered.

Hardware traps are non-maskable and always have priority over every other CPU activity. If several hardware trap conditions are detected within executed after all class A traps are finished. In the

set to '1'. It must be reset by software in the trap service routine, otherwise a new trap will be reguested after exiting the service routine. Setting a trap request flag by software causes the same ef-

have the second highes priority (trap priority II). A class A trap can interrupt a class B trap, but not another class A trap. If more than one of the class A tization takes place. The NMI trap has the highest, the stack underflow trap the lowest priority.

The traps of class B all have the same trap priority (trap priority I), which is lower than the priority of class A traps. Thus, class B traps can never interrupt class A traps; butendingclass B traps will be the same instruction cycle, the highest priority trapcase of simultaneously occurring class B traps, the



mined by software in the trap service routine.

TFR (FFACh / D6h)

Trap Flag Register TFR

Reset Value :0000h

15	14	13	12	11	10	9	8
NMI	STKOF	STKUF			R		
7	6	5	4	3	2	1	0
UNDOPC		R		PRTFLT	ILLOPA	ILLINA	ILLBUS

b15 = NMI: External non-Maskable Interrupt Trap request flag.

Set when a negative transition is detected at the NMI pin. Must be reset by software.

- b14 = STKOF: Stack Overflow Trap request flag. Must be reset by software.
- **b13 =** STKUF: Stack Underflow Trap request flag. Set when the stack pointer value is greater than the contents of the Stack Underflow (STKUV) register. Must be reset by software.
- b12 to b8 and b6 to b4 \Re : Reserved.
- **b7** = UNDOPC: Undefined Opcode Trap request flag.

in decode is not a valid ST10x166 opcode. Must tered. Which IP alue willbe pushed onto the sysbe reset by software.

- b3 = PRTFLT: Protection Fault Trap request flag. Set when an illegal format of a protected instruction is detected. Must be reset by software.
- b2 = ILLOPA: Illegal Word Operand Access Trap request flag.

Set when a word operand read or write access is made to an odd byte address. Must be reset by software.

b1 = ILLINA: Illegal Instruction Access Trap request flag.

Set when a branch is made to an odd byte address. Must be reset by software.

b0 = ILLBUS: Illegal External Bus Access Trap request flag.

Set when an external access is requested and no external bus is configured. Must be reset by software.

correspondinglags in the TFR register are set and A class A trap occurring during the execution of a the trap service routine is entered. Since all class B class B trap service routine will be serviced immetraps have the same vector, the priority of service diately. During the execution of a class A trap servof simultaneoulsy occurring class B traps is deter- ice routine, however, any class B trap occurring will not be serviced until the class A trap service routine has finished. Thus, in this case, the occurrence of the class B trap is stored in the TFR register, but the IP value of the instruction which caused this trap is lost.

> In the case where e.gan UndefinedOpcode trap occurs simultaneously with an NMI trap, both the NMI and the UNDOPC flag is set, the IP of the instruction with the undefined opcode is pushed onto the system stack, but the NMI trap is executed. After return from the NMI service routine, the IP is popped from the stack and immediated wshed again be cause of the pending UNDOPC trap.

7.3.2.1 EXTERNAL NMI TRAP

Whenever a high to low transition on the dedicated external NMI pin (Non-Maskable Interrupt) is de-Set when the stack pointer value is less than the tected, the NMI flag in register TFR is set and the contents of the Stack Overflow (STKOV) register. CPU will enter the External NMI trap routine. The IP value pushed on the system stack is the address of the instructiofollowinghe one after which normal processing was interrupted by the NMI trap.

7.3.2.2 STACK OVERFLOW TRAP

Whenever the Stack Pointer value is decremented to a value which is less than the value in the Stack Overflow register STKOV, the STKOF flag is set in Set when the opcode of the instruction currently the TFR register and the Stack Overflow trap is entem stack depends on which operation caused the decrement of the SP. When an implicit decrement of the SP is made through a Push or Call instruction, or upon interrupt or trap entry, the IP value pushed is the address of thellowing nstruction. When the SP is decremented by a Subtract instruction, the IP value pushed represents the address of the instruction after the instruction followinghe Subtract instruction.

> For recovery from stack overflow it must be ensured that there is enough excess space on the stack for twice saving the current system state (PSW, IP, in segmented mode also: CSP). Otherwise, a system reset should be generated. See chapter 13 for more details on stack usage.



7.3.2.3 STACK UNDERFLOW TRAP

Whenever the Stack Pointer is incremented to a value which is greater than the value in the Stack the complement of the opcode, the PRTFLT flag in Underflow register STKUN, the STKUF flag is set in the TFR register and the Stack Underflow trap is entered. Again, which IP value will be pushed onto DISWDT, EINIT, IDLE, PWRDN, SRST, and the system stack depends on which operation SRVWDT. The IP value pushed onto the system caused the increment of the SP. When an implicit stack for the protection fault trap is the address of increment of the SP is made through a Pop or Return instruction, the IP value pushed is the address of the following instruction. When the SP is incremented by an Add instruction, the IP valueshed

represents the address of the instruction after the Whenevera word operandread or write access is instructionallowing the Add instruction. See chapter 13 for more details on stack usage.

7.3.2.4 UNDEFINED OPCODE TRAP

Whenever the opcode of an instruction currently decoded by the CPU is not the opcode of a valid in- 7.3.2.7 ILLEGAL INSTRUCTION ACCESS TRAP struction in the ST10x166's instruction set, the UN-DOPC flag is set in the TFR register and the CPU enters the Undefined Opcode trap. The IP value dress, the ILLINA flag is set in the TFR register and pushed onto the system stack is the address of the the Illegal Instruction Access trap is entered. The instruction that caused the trap. This can be used IP value pushed onto the system stack is illegal to emulate unimplemented instructions. The trap odd target address of the branch instruction. service routine can examine the faulting instruction to decode operands fournimplemented opcodes

based on the stacked IP. In order to resume processing, the stacked IP value must be incremented Whenever the CPU requests an external instrucby the size of the undefined nstruction which is de- tion or data fetch, and no external bus configuratermined by the user, before a RETI instruction is tion has been specified in the BTYP field of the executed.

7.3.2.5 PROTECTION FAULT TRAP

Whenever one of the special protected instructions is the address of the instructional lowing he one is executed where the opcode of that instruction iswhich caused the trap.

not repeated twice in the second word of the instruction and the bytellowingthe opcode is not the TFR register is set and the Protection Fault Trap is entered. The protected instructionslude the instruction that caused the trap.

7.3.2.6 ILLEGAL WORD OPERAND ACCESS TRAP

made to an odd byte address, the ILLOPA flag is set and the Illegal Word Operand Access trap is entered. The IP value pushed onto the system stack is the address of the instruction lowing he one which caused the trap.

Whenever a branch is made to an odd byte ad-

7.3.2.8 ILLEGAL EXTERNAL BUS ACCESS TRAP

SYSCON register, the ILLBUS flag in the TFR reg-

ister is set and the Illegal Bus Access trap is entered. The IP value pushed onto the system stack



7 - Interrupt And Trap Functions

NOTES :





CHAPTER 8

PERIPHERALS

8. PERIPHERALS

This chapter provides a description of the function-Peripheral Timing

ality and programming of the peripherals incorpo-Internal operation of CPU and eripherals based rated in the ST10x166. Each of the eripheral units is discussed in a separate section: the CAPCOM unit in section 8.1, the General Purpose Timers (GPT) in section 8.2, the A/D Converter in section 8.3, the Serial Channels in section 8.4, and the Watchdog Timer in section 8.5.

Peripheral Interfaces

The peripheral generally have two different types of interfaces, an interface to the CPU and an inter- The clock which is gated to the tripper lass indeface to external hardware.

Communication between CPU and peripherals is performed through Special Function Registers tinue their operation. Pripheral SFRs may be ac-(SFRs) and interrupts. The SFRs serve as control/status and data registers for the pripherals Interrupt requests are generated by the peripherals based on specific events (e.g. operation complete, error) which occur during their operation.

For interfacing with external hardware, specific pins of ports P2, P3, or P5 are used when an input or output function has been selected for a periph-(1) All SFRsreside in data page 3 of the memory eral. During this time, the port pins are controlled by the peripheral (when used as outputs) or by the external hardware which controls tberipheral (when used as inputs). This is lted the 'alternate (input or output) function' of a port pin, in contrast to its function as a general purpose I/O pin.

Each port consists of a port data register and a direction control register (except for port 5 which is an input only port). The name Px (x=0..5) of a port data register isgenerally used to refer to the whole port Px. For reference to a port pin, the notation (2) Px.y (y=0..15) for the associated bit in the port data register is used as well as the symbol for the alternate function of a port pin.

This chapter about theeripheralswill provide all information which is necessary to use the alternate functions of a port in conjunction with a peripheral. A detailed description of the internal port structure will be given in chapter 10 (Parallel Ports).

on the oscillator frequency (c) divided by 2. The resulting frequency is referred to as 'system clock'. The basic time unit for internal operation of a chip is commonly called 'state time'. For the ST10x166, one state is defined as 2 periods of the oscillator frequency. When a 40MHz oscillator is used, the internal system clock is 20MHz, and 1 state lasts for 50ns.

pendent from the CPU clock. During Idle mode, the CPU clock is stopped while thereipheralsconcessed by the CPU on ceper state. When an SFR is written to by software in the same state where it is also to be modified by thereipheal, the software write operation has priority. Further details on peripheraltiming are included in the specific sections about each peripheral.

Programming Hints

space. Whenever SFRs are to be accessed through indirect or direct addressing with 16bit (mem) addresses, it must be uaranteed that data page 3 is selected by one of the data page pointer registers DPP0 through DPP3.

This is not required for accessing SFRs via short 8-bit (reg) addressing or via the Peripheral Event Controller (PEC), because in these cases the data page pointers are not used.

Byte write operations to word wide SFRs via indirect or direct 16-bit (mem) addressing or byte transfers via the PEC force zeros in the non-addressed byte. Byte write operations via short 8-bit (reg) addressing can only access the low byte of an SFR and force zeros in the high byte. It is therefore recommended to use the bit field instructions (BFLDL and BFLDH) to write to any number of bits in either byte of an SFR without disturbing theon-addresed byte and the unselected bits.

(3) Some of the bits which are contained in the T6 in block GPT2. T0 may also operate in counter User software should never write '1's to re- event. served bits. These bits are currently not imple- Each capture/compare register may be promented and may be used in future \$Ux166 '1', and the inactive state will be '0'. In the ST10x166, the value read from reserved bits is 0.

8.1 CAPTURE/COMPARE (CAPCOM) UNIT

ST10x166's SFRs are marked as 'reserved'. mode allowingit to be clocked by an external

family products to invoke new functions. In this tion, and each register may be allocated to either case, the active state for these functions will be timer T0 or T1. Each capture/compare register has one pin of port 2 associated with it which serves as an input pin for the capture function or as an output pin for the compare function.

> The capture function causes the current timer contents to be latched into the capture/compare register based on an external event on its associated

The CAPCOM unit supports generation and con- port 2 pin. The compare function may cause an trol of timing sequences on up to 16 channels withoutput signal transition on that port 2 pin whose asa minimum of software intervention. The CAPCOM sociated capture/compare register matches the unit is typically used to handle high speed I/O taskscurrent timer contents. Specific interrupt requests such as pulse and waveform generation, pulse are generated up on each capture/ compare event width modulation, or recording of the time at whichor upon timer overflow. Figure 8.1 shows a block specific events occur, and it also allows the imple-diagram of the CAPCOM unit.

mentation of up to 16 software timers. The maxi-Register Overview mum resolution of the CAPCOM unit is 400ns (at 40MHz oscillator frequency).

CAPCOM Block Diagram

The CAPCOM unit consists of two 16-bit timers (T0 16-bit capture/compare registers (CC0) rbugh CC15).

several presaled values of the system clock, or it can be derived from an overflow/underflow of timer functions are not shaded.

From the programmer's point of view, the term 'CAPCOM unit' refers to a set of SFRs which are associated with thiperipheral including the port pins which may be used for alternate input/output and T1), each with its own reload register (T0REL functions. As can be seen from Figure 8.2, for each and T1REL), and a bank of sixteen dual purpose pin (e.g. P3.0) within a port there is a direction control bit (e.g. DP3.0) within the associated port direction control register (e.g. DP3). In this figure,

The input clock for T0 or T1 is programmable to those portions of port and direction registers which are not used by the CAPCOM unit for alternate



Figure 8-1. CAPCOM Unit Block Diagram





8 - Peripherals







8.1.1 Timers T0 and T1

vide twoindependentime bases (400ns maximum resolution for the capture/compare registers, but which are both non bit addressable SFRs. When they may also be usedindependent of the capture/compare registers.

The functions of the timers T0 and T1 are controlled by the bit addressable 16-bit control register tee correct timer operation. T01CON described below. T1 is controlled by the upper byte, and T0 is controlled by the lower byte of T01CON. T0R and T1R are the run flags of T0 and T1, respectively. They allow fenablingand disablingthe timers. Thefollowingdescription of the timer modes and operation alwaus pliesto the enabledstate of the timers, i.e., when both TOR and T1R are set to '1'.

T01CON (FF50h / A8h)

CAPCOM Timer 0 and 1 Control Register Reset Value :0000h

15	14	13	12	11	10	9	8
R	T1R	R	1	T1M		T1I	
7	6	5	4	3	2	1	0
R	TOR	R	ł	том		TOI	

b15,b13,b12,b7,b5,b4 =R: Reserved.

b14 = T1R: Timer/Counter 1 Run Bit.

If set at '1' will enable the Timer/Counter 1 b11 =T1M: Timer/Counter 1 Mode Selection Bit. If set at '1' will enable counter mode, otherwise enable timer mode.

b10 to b8 = T11: Timer/Counter 1 input Selection Bits.

See table 8.1 and 8.2 for more information on the input.

b6 = TOR: Timer/Counter 0 Run Bit.

If set at '1' will enable the Timer/Counter 0.

- b3 = TOM: Timer/Counter 0 Mode Selection Bit. enable timer mode.
- b2 to b0 = T01: Timer/Counter 0 input Selection **Bits**

See table 8.1 and 8.2 for more information on the input.

In all modes, both timer T0 and timer T1 are always The primary use of the timers T0 and T1 is to pro- counting upward. The current timer values are accessible by the CPU in timer registers T0 and T1, T0 or T1 are written by the CPU in the state immediately before a timer increment or reload is to be performed, the CPU write operation has priority,

8.1.1.1 TIMER MODE

Bits T0M and T1M in SFR T01CON select between timer or counter mode for T0 or T1, respectively. In timer mode (T0M= '0' or T1M= '0'), the input clock for a timer is derived from the internal system clock divided by a programmable prescaler. The different options for the prescaler are selected separately for T0 and T1 by the bit fields T0I and T1I.

The input fequencies f_{T0} and f_{T1} for T0 and T1 are determined as a function of the oscillator frequency as follows, where <T0l> and <T1l> represent the contents of the bit fields T0I and T1I:

$$f_{T0} = \frac{f_{OSC}}{16 \times 2^{}}$$
, $f_{T1} = \frac{f_{OSC}}{16 \times 2^{}}$

When a timer overflows from FFFFh to 0000h, it is reloaded with the value stored in its respective reload register TOREL or T1REL. The reload values determine the periods \mathbf{H} and \mathbf{P}_{T1} between two consecutive overflows of T0 and T1 as follows:

$$P_{T0} = \frac{16 \times (2^{16} - \langle TOREL \rangle) \times 2^{\langle TOI \rangle}}{f_{OSC}}$$

$$P_{T1} = \frac{16 \times (2^{16} - \langle TIREL \rangle) \times 2^{\langle TII \rangle}}{f_{OSC}}$$

The timer inputraguencies resolution, and periods which result from the selected prescaler option in T0I or T1I when using a 40MHz oscillator are listed in table 8.1. The numbers for the timer periods are based on a reload value of 0000h. Note If set at '1' will enable counter mode, otherwise that some numbers may be rounded to 3 significant digits.



f _ 40MHz			Tir	Timer Input Selection T01/T1I						
	000b	001b	010b	011b	100b	101b	110b	111b		
Prescaler for d _{sc}	16	32	64	128	256	512	1024	2048		
Input Frequency	2.5MHz	1.25MHz	625kHz	312.5kHz	156.25kH	z 78.125kHz	z 39.06kHz	19.53kH		
Resolution	400ns	800ns	1. ₁ 66s	3.2µs	6.4 µs	12.8 μs	25.6 μs	51.2 μs		
Period	26ms	52.5ms	105ms	210ms	420ms	840ms	1.68s	3.36s		

Table 0.4 CADCOMTimera			Decelution and Deviade
Table 8-1. CAPCOW TIMEIS	TU and TT In	iput Frequencies,	Resolution and Periods

After a timer has been started by setting its run flag for T1. This is the only option for T1, and it is se-(T0R or T1R) to '1', the first increment will occur lected by the ombination T1I=X00b. When bit field within the time interval which is defined by the se-T1I is programmed to other combinations, timer T1 lected timer resolution. All further increments occurstops.

exactly after the time defined by the timer resolu- When T0 is programmed to run in counter mode state before T1.

tion. When both timers are to be incremented or re- (T0M= '1'), bit field T0I is used to select the count loaded at the same time, T0 is always serviced one source and transition which should cause a count trigger for T0. Table 8.2 shows the possible selections for the counter mode of timers T0 and T1.

8.1.1.2 COUNTER MODE

Counter mode is selected for timer T0 or T1 by setting the appropriate mode selection bit (TOM or T1M) in register T01CON to '1'. Both timers can operate in counter mode by counting the over- configured as output, timer T0 may be clocked by section 8.2.2 for details on GPT2). In addition, timer T0 offers the capabilit of being clocked by external events. Either a positive, a negative, or counter mode is dsc /16 (1.25MHz at 40MHz both a positive and a negative transition at pin fosc). To ensure that a signal transition is properly TOIN (alternate input function of port pin P3.0) can recognized, an external count input signal should be selected to cause an increment of T0.

(T1M= '1'), bit field T1I is used to enable the over- pears in SFR T0 within 8 state times after the sigflows/underflows of timer T6 as the count source nal transition at pin T0IN.

In order to use pin P3.0/T0IN as external count input pin for T0, P3.0 must be configured as input. i.e., the corresondingdirection control bit DP3.0 in register DP3 must be set to '0'. If P3.0/T0IN is flows/underflows of timer T6 in block GPT2 (see modifying port data register bit P3.0 through software, e.g. for testing purposes.

> The maximum external input frequency to T0 in be held for at least 8 state times before itanges

When T1 is programmed to run in counter mode its level again. The incremented count value ap-

Counter TO is incremented on	T0I/T1I			Counter T1 is incremented on	
Counter 1013 incremented on	(2)	(1)	(0)	Counter 111s incremented on	
Overflow or Underflow of GPT2 Timer T6	Х	0	0	Overflow or Underflow of GPT2 Timer T	
Positive External Transition at Pin T0IN	х	0	1	(Counter T1 stops)	
Negative External Transition at Pin T0IN	х	1	0	(Counter T1 stops)	
Positive and Negative Transition at TOIN	Х	1	1	(Counter T1 stops)	

TABLE 8-2. Input Selection for T0 and T1 in Counter Mode


8.1.1.3 RELOAD

A reloadof a timer with the 16-bit value stored in its CAPCOM Timer T0 Interrupt Control Registers associated reload register is performed in timer TOIC mode as well as in counter mode each time a timer overflows from FFFFh to 0000h. The reload regis-

ters TOREL and T1REL are not bit-addressable.

8.1.1.4 TIMER TO AND T1 INTERRUPTS

Upon timer overflow, the cornes ndingtimer interrupt request flag T0IR or T1IR for the respective timer will be set. This flag can be used to generate b6 = TOIE: Timer 0 Interrupt Enable Bit. an interrupt or trigger a PEC service request when enabledby the interrupt enable bits T0IE or T1IE.

Each of the two timers (T0 or T1) has its own bitaddressable interrupt control register (T0IC or b1,b0 =GLVL: Interrupt Group Priority Bits. T1IC) and its own interrupt vector (T0INT or T1INT). The organization of the interrupt control registers TOIC and T1IC is described hereafter. Refer to chapter 7 for more details on the interrupt control registers.

TOIC (FF9Ch / CEh)

Reset Value :0000h

7	6	5	4	3	2	1	0
TOIR	TOIE		IĽ	VL		G	LVL

b7 = TOIR: Timer 0 Interrupt Request Bit. This flag can be used to generate an interrupt or trigger a PEC service request.

If set at '1' will enable the timer 0 interrupt.

b5 to b2 = ILVL: Interrupt Priority Level Bits. See chapter 7 for more details.

See chapter 7 for more details.

T1IC (FF9Eh / CFh)

CAPCOM Timer T1 Interrupt Control Registers T1IC

Reset Value :0000h

7	6	5	4	3	2	1	0
T1IR	T1IE		IL	VL		G	LVL

b7 = T1IR: Timer 1 Interrupt Request Bit. This flag can be used to generate an interrupt or trigger a PEC service request.

b6 = T1IE: Timer 1 Interrupt Enable Bit. If set at '1' will enable the timer 1 interrupt.

b5 to b2 = ILVL: Interrupt Priority Level Bits. See chapter 7 for more details.

b1,b0 = GLVL: Interrupt Group Priority Bits. See chapter 7 for more details.



8.1.1.5 BLOCK DIAGRAM

The followingblock diagrams illustrate the selec- while Figure 8.4 shows a block diagram of timer tion of the vailable functions for timer T0 and timer T1. T1. Figure 8.3 shows a block diagram of timer T0,

Figure 8-3. CAPCOM Timer T0 Block Diagram



Figure 8-4. CAPCOM Timer T1 Block Diagram





8.1.2 Capture/Compare Registers

CCM0 (FF52h / A9h)

The sixteen 16-bit capture/compare registers CC0 CAPCOM Mode Control Registers CCM0 through CC15 are used as data registers for cap-Reset Value :0000h

ture or compare operations with respect to timer T0 and T1. The capture/ compare registers are not bitaddressable.

Each of the registers CC0 through CC15 may be individually programmed for capture- or one of 4 different compare modes, and may be allocated individually to one of the timers T0 or T1. A special b15 = ACC3: Capture/Compare Register CC3 AIcombination of compare modes additionally allows location bit. the implementation of a 'double-regist' compare mode. When capture or compare operation is disabled for one of the registers, it may be used for b14 to b12 =CCMOD3: Capture/Compare Regis-

The functions of the 16 capture/compare registers are controlled by 4 bit-addressable 16 bit mode control registers named CCM0, CCM1, CCM2, and CCM3, which are all organized identically. Each register contains bits for the mode selection and timer allocation of four capture/compare registers. The organization of CAPCOM mode control b10 to b8 = CCMOD2: Capture/Compare Register register CCM0, and the organization of CAPCOM mode control registers CCM1, CCM2, and CCM3 are decribed below. As the selection of the individ-b7 = ACC1: Capture/Compare Register CC1 Alloual operating mode is identical for each of the capture/compare registers, only a detailed description of register CCM0 is given. The description for registers CCM1 through CCM3 is identical except for the indices of the respective capture/compare reg- b6 to b4 =CCMOD1: Capture/Compare Register isters.

Table 8.3 lists the possible capture and compare modes which can be programmed for each cap- b3 = ACC0: Capture/Compare Register CC0 Alloture/compare register. The different modes are discussed in detail in thellowing ubsections.

15	14	13	12	11	10	9	8	
ACC3		CCMOD3		ACC2	CCMOD2			
7	6	5	4	3	2	1	0	

If set at '1', allocate CC3 to Timer 1, otherwise allocate CC3 to Timer 0.

ter CC3 Mode Selection.

See Table 8.3.

b11 = ACC2: Capture/Compare Register CC2 Allocation Bit.

If set at '1' allocate CC2 to timer 1, otherwise allocate CC2 to timer 0.

CC2 Mode Selection. See Table 8.3.

cation Bit.

If set at '1' allocate CC1 to timer 1, otherwise allocate CC1 to timer 0.

CC1 Mode Selection.

See Table 8.3.

cation Bit.

If set at '1' allocate CC0 to timer 1, otherwise allocate CC0 to timer 0.

b2 to b0 = CCMOD0: Capture/Compare register **CC0 Mode Selection.** See Table 8.3.



CCM1 (FF54h / AAh) CAPCOM Mode Control Registers CCM1

Reset Value : 0000h

15	14	13	12	11	10	9	8	
ACC7		CCMOD7		ACC6	CCMOD6			
7	6	5	4	3	2	1	0	
ACC5		CCMOD5		ACC4		CCMOD4	Ļ	

See description CCM0.

CCM2 (FF56h / ABh)

CAPCOM Mode Control Registers CCM2 Reset Value : 0000h

15	14	13	12	11	10	9	8	
ACC11		CCMOD1	1	ACC10	CCMOD10			
7	6	5	4	3	2	1	0	
ACC9		CCMOD9		ACC8		CCMOD	8	

See description CCM0.

CCM3 (FF58h / ACh)

CAPCOM Mode Control Registers CCM3 Reset Value : 0000h

15	14	13	12	11	10	9	8	
ACC15		CCMOD15	5	ACC14	CCMOD14			
7	6	5	4	3	2	1	0	
ACC13		CCMOD13	3	ACC12	CCMOD12			

See description CCM0.

Table 8-3. Capture/Compare Register Mode Selection
--

CCMODx		(Function					
(2)	(1)	(0)						
0	0	0	Capture / Compare Disabled					
0	0	1	Capture on Positive External Transition at Pin CCxIO					
0	1	0	Capture on Negative External Transition at Pin CCxIO					
0	1	1	Capture on Positive and Negative External Transition at Pin CCxIO					
1	0	0	Compare Mode 0: Interrupt only; several interrupts per timer period; enables double registers compare mode for registers CC8 through CC15					
1	0	1	Compare Mode 1: Pin toggles on each match; several compare events per timer period; registers CC0 through CC7 have to be in this mode for double-register compare operate					
1	1	0	Compare Mode 2 : Interrupt only; only one interrupt per timer period					
1	1	1	Compare Mode 3: Pin set on match; pin reset on timer overflow; only one compare event per timer period					

Note : x = 0 ..15



As each of the 16 capture/compare registers CC0 The active transition is selected by the mode bits which is referred to as CCx. The index x may be service request when enabled. substituted by any of the indices 0 through 15.

Identically, the Port 2 pin which is associated with ture/compare register in capture mode. register CCx will be referred to as CCxIO, where CCxIO is the alternate function of P2.x. The interture/compare register CCx is referred to as CCxIR, are referred to as ACCx and CCMODx, respectively.

through CC15 can be programmed to any of the CCMODx in the respective CAPCOM mode conavailable capture or compare modes, these modes trol register. In any case, the event causing a capwill be described in detail in the following only foture will also set the respective interrupt request one representative capture/compare register flag CCxIR which can cause an interrupt or a PEC

Figure 8.5 shows a block diagram for one cap-

In order to use pin P2.x/CCxIO as external capture input pin for capture register CCx, P2.x must be rupt request flag which is associated with cap- configured as input, i.e., the corresponding direction control bit DP2.x in register DP2 must be set to and the allocation and mode control bits for CCx '0'. To ensure that a signal transition is properly recognized, an external capture input signal should be held for at least 8 state times before it changes its level.

8.1.2.1 CAPTURE MODE

The contents of the timer (T0 or T1, according to the state of the allocation control bit ACCx) are incremented during this process, the new timer latched into the allocated capture register CCx in contents will already be captured for the alining response to an external event. The external event capture registers within the scanning sequence. causing a capture can be programmed to be either If P2.x/CCxIO is configured as output, the capture a positive, a negative, or both a positive and a function may be performed by modifying port data negative transition at the respective external input register bit P2.x through software, e.g. for testing pin CCxIO.

During these 8 states, the capture input signals are scanned sequentially. When a timer is modified or

purposes.







8.1.2.2 COMPARE MODES

The compare modes allowing gerinop f events with modes, the 16-bit value stored in compare register selected for a given compare register CCx by set-CCx (in the following alsoeferred to as 'compare value') is continuously compared with the contentscontrol register to '100b'.

cated. If the current timer contents match the com- each time a match is detected between the conpare value, an appropriate output signal which is tents of compare register CCx and the allocated based on the selected compare mode can be generated at the corresponding Port 2 pin, and an interrupt request is generated by setting the associated interrupt request flag CCxIR.

As for the capture mode, the compare registers are fected by compare events in this mode and can be also processed sequentially during compare mode. When any two compare registers are programmed to the same compare value, their correand the selected output signals will be generated corresponding to this register if the within a state time of the selected output signals will be generated corresponding to the selected for this register if the within 8 state times after the allocated timer is in- compare mode 1 (see section 8.1.2.2.5 for details cremented to the compare value. Further compare on thedoube-register mode). events on the same compare value and isabled until the timer is incremented or written to by soft-Figure 8.6 shows a functional diagram of a comware. After a reset, compare events for register pare register CCx configured for compare mode 0. CCx will only become enabled if the allocated timer Note that the port late and pin remain naffected has been incremented or written to by software in compare mode 0. Figure 8.7 shows a simple timand one of the compare modes described in the ing example for this mode. In this example, the followindhas been selected for this register.

The different compare modes which can be programmed for a given compare register CCx are seassociated capture/compare mode control register the time specified by the user through cv1 and cv2. (see table 8.3). In the following, each of the compare modes including he special double-register' mode, is discussed in detail.

8.1.2.2.1 Compare mode 0

This is an interrupt-only mode which can be used minimum software overhead. In all compare for software timing purposes. Compare mode 0 is ting bit field CCMODx of the cornegndingmode

of the timer (T0 or T1) to which the register is allo- In this mode, interrupt request flag CCxIR is set timer. Several of these compare events are possible within a single tien period when the compare value in register CCx is updated during the timer period. The corresponding Port 2 pin P2.x is not afused as a normal I/O pin.

> If compare mode 0 is programmed for one of the registers CC8 to CC15, the double-egister comcorrespondingbank 1 register is programmed to

compare value in register CCx is modified from cv1 to cv2 after compare events #1 and #3, and from cv2 to cv1 after events #2 and #4, etc... This results in periodic interrupt requests from timer Ty, and in lected by the mode control field CCMODx in the interrupt requests from register CCx which occur at









Figure 8-7. Timing Example for Compare Mode 0

8.1.2.2.2 Compare Mode 1

Compare mode 1 is selected for register CCx by setting bit field CCMODx of the *cesponding* mode control register to '101b'.

When a match between the contents of the allocated timer and the compare value in register CCx ten to by software at the same time it would be alis detected in this mode, interrupt request flag tered by a compare event, the software write will CCxIR is set to '1', but also the corresponding pin CCxIO (alternate output function of Port 2 pin P2.x) is toggled. For this purpose, the state of Port 2 output latch P2.x (not the pin) is read, inverted, and For operation in thedouble-regiser compare then written back to the output latch.

Compare mode 1 allows several compare events within a single timer period. An overflow of the timer to which compare register CCx is allocated Figure 8.8 shows the timing example from the prehas no effect on pin P2.x, nor does it disable or en- vious section, now for compare mode 1. The funcable further compare events.

mode 1, P2.x must be configured as output, i.e., the corresponding direction control bit DP2.x in register DP2 must be set to '1'. With this configuration, the initial state of the output signal can be programmed or its state can be modified at any time by writing to bit latch P2.x. However, if P2.x is writhave priority. In this case, the hardwaregered change will not become effective.

mode, compare mode 1 must be selected for the registers CC0 to CC7 (see section 8.1.2.2.5 for details on the double register mode).

tional block diagram of a compare register in

compare mode 1 is included in figure 8.6 of the pre-In order to use pin P2.x/CCxIO as compare signal vious section. Note that in compare mode 1 the output pin for compare register CCx in compare port latch is toggled upon each compare event.



8 - Peripherals



Figure 8-8. Timing Example for Compare Mode 1

8.1.2.2.3 Compare Mode 2

for compare register CCx until the allocated timer Compare mode 2 is an interrupt-only mode similar overflows. This means that, after the first match, to compare mode 0, but only one interrupt request even when the compare registerrisloadedwith a per timer period will be generated. Compare mode value higher than the current timer value, no com-2 is selected for register CCx by setting bit field pare event will occur until the next timer period.

ter to '110b'. When a match is detected in compare mode 2 for the first time within a timer period, interrupt request compare mode 2. Figure 8.10 shows a simple timflag CCxIR is set to '1'. The corspondingPort 2 pin P2.x is not affected and can be used as a nor- ple, the compare value in register CCx is modified mal I/O pin. However, after the first match has

events within the same timer period adesabled

CCMODx of the corresponding mode control regis-

Figure 8.9 shows a functional diagram of a compare register configured for compare mode 2. Note that the port latch and pin remain unaffected in ing example for this compare mode. In this examfrom cv1 to cv2 after compare event #1. However, been detected in this mode, all further compare compare event #2 will not occur until the next period of timer Ty.



Figure 8-9. Compare Mode 2 and 3 Block Diagram



Figure 8-10. Timing Example for Compare Mode 2





8.1.2.2.4 Compare Mode 3

Compare mode 3 is selected for register CCx by setting bit field CCMODx of the cresponding mode control register to 11b'. In compare mode 3, only one compare event will be generated per timer period.

When the first match within the timer period is detected, interrupt request flag CCxIR is set to '1' and pin CCxIO (alternate function of Port 2 pin P2.x) 8.1.2.2.5 DoubleRegister Compare Mode will be set to '1'. The pin will be reset to '0' when the In the double-egister compare mode, two comallocated timer overflows. If a match was found for pare registers work together to control one pin. register CCx in this mode, all further compare This mode is selected by a speciabination of events during the current timer period disabled for CCx until the corresondingtimer overflows. If, after a match was detected, the compare register is reloadedwith a new value, this value will not become effective until the next timer period.

In order to use pin P2.x/CCxIOas compare signal output pin for compare register CCx, P2.x must be and a bank 2 register form a register pair. Both regconfigured as output, i.e., the cospondinglirection control bit DP2.x in register DP2 must be set to '1'. With this configuration, the initial state of the CC7IO, which are the alternate functions of Port 2 output signal can be programmed or its state can be modified at any time by writing to bit latch P2.x.

Figure 8.11 shows the timing example from the previous section, now for compare mode 3. The functional block diagram of a compare register in compare mode 3 is included in figure 8.9 of the previous section. Note that in compare mode 3 the port latch is set by the compare event and reset by the next timer overflow.

modes for the two registers.

For thedouble-egister mode, the 16 capture/compare registers are regarded as two banks of 8 registers each. Registers CC0 through CC7 form bank 1, while registers CC8 through CC15 form bank 2. For the double-register mode, a bank 1 register isters of the register pair operate on the pin associated with the bank 1 register (pins CC0IO through pins P2.0 through P2.7). Table 8.4 shows the relationship between the bank 1 and 2 register pairs and the affected pins for the ouble-egister mode.



Figure 8-11. Timing Example for Compare Mode 3

Table 8-4. Double-Register Mode CompareRegister Pairs

Registe	er Pair	Associated Pin
Bank 1	Bank 2	
CC0	CC8	CC010
CC1	CC9	CC110
CC2	CC10	CC210
CC3	CC11	CC310
CC4	CC12	CC4IO
CC5	CC13	CC510
CC6	CC14	CC6IO
CC7	CC15	CC710

The double-regiter mode can be programmed individually or each register pair. In order to enable the double-regiter mode, a bank 1 register (CC0 through CC7) must be programmed for compare mode 1, and the coespondingbank 2 register (CC8 through CC15) must be programmed for compare mode 0. If the coespondingbank 1 compare register is disabled or programmed for a mode other than mode 1, the bank 2 register will operate in compare mode 0 (interrupt-only mode) as described in section 8.1.2.2.1.

In thefollowinga bank 2 register (programmed to compare mode 0) will be referred to as COmhile the correspondingbank 1 register (programmed to compare mode 1) will be referred to as CCx.

When a match is detected for one of the two registers in a register pair (CCx or CCz), the associated interrupt request flag (CCxIR or CCzIR) is set to '1' and pin CCxIO corresonding to bank 1 register CCx is toggled. The interrupt generated always corresponds to the register that caused the match.

NOTE: If a match occurs similaneously for both register CCx and register CCz of the register pair, pin CCxIO will be toggled only once, but two separate compare interrupt requests will be generated, one for vector CCxINT, and one for vector CCzINT.

In order to use pin P2.x/CCxIO as compare signal output pin in theouble-regiser mode, P2.x must be configured as output, i.e., the cespondingdirection control bit DP2.x in register DP2 must be set to '1'. With this configuration, P2.x has the same characteristics as in compare mode 1.

Figure 8.12 shows a functional diagram of a register pair configured for the buble-egister compare mode. In this configuration example, the same timer allocation was chosen for both compare registers, but each register may also bredividually llocated to either timer T0 or T1. Figure 8.13 shows a timing example for this compare mode. In this example, the compare values in registers CCx and CCz are not modified.



8 - Peripherals



Figure 8-12. Double-Register Compare Mode Block Diagram







8.1.2.3 CAPTURE/COMPARE INTERRUPTS

Upon a capture or compare event, the interrupt request flag CCxIR for the respective capture/com- The GPT unit represents a very flexible multifuncto generate an interrupt or trigger a PEC service re- event counting, pulse width measurement, pulse quest when enabled by the interrupt enable bit CCxIE.

Capture interrupts can be regarded as external interrupt requests with the additional feature of recording the time at which theiggeringevent occurred (see also section 7.2.7).

Each of the 16 capture/compare registers (CC0 through CC15) has its own bit addressable interrupt control register (CC0IC through CC15IC) and its own interrupt vector (CC0INT hrough CC15INT). The organization of the interrupt control registers CC0IC through CC15IC is described on next page. Refer to chapter 7 for more details on the interrupt control registers.

8.2 GENERAL PURPOSE TIMERS (GPT)

pare register CCx is set to '1'. This flag can be used tional timer structure which may be used for timing. generation, frequency multiplication, and other purposes. It incorporates five 16-bit timers that have been divided into two blocks, GPT1 and GPT2.

> Block GPT1 contains 3 timers/countersyhile block GPT2 contains 2 timers/counters and a 16bit Capture/Reload register (CAPREL). The GPT2 timers have a maximum resolution of 200ns (at 40MHz oscillator frequency), the resolution of the GPT1 timers is 400ns. Each timer in each block may operate independently in a number of different modes such as gated timer or counter mode, or may be concatenated with another timer of the same block. The auxiliary timers of GPT1 may optionally be configured as reload or capture registers for the core timer. In the GPT2 block, the additionalCAPREL register supports capture and reload operation with extended functionality, and its core timer T6 may be concatenated with CAP-COM timers T0 and T1. Each block has alternate input/output functions and specific interrupts associated with it. Figures 8.14 and 8.15 show block diagrams of GPT1 and GPT2. In theollowingthe GPT1 and GPT2 blocks will be described separately.



CAPCOM Registers Interrupt Control Registers CC0IC through CC15IC

Reset Value for all of the register \$000h

CCOI	C (FF78	3h / B	Ch)					(CC8IC	C (FF88	3h/C4	4h)				
7	6	5	4	3	2	1	0		7	6	5	4	3	2	1	0
CCOIR	CCOIE		IL	.VL		G	LVL] [CC8IR	CC8IE		IL	VL		G	LVL
CC1IC	C (FF7)	Ah/B	Dh)						CC9IC	C (FF84	\h/C	5h)				
7	6	5	4	3	2	1	0		7	6	5	4	3	2	1	0
CC1IR	CC1IE		IL	.VL		G	LVL] [CC9IR	CC9IE		IL	VL		G	LVL
CC2I0	C (FF7)	Ch/B	Eh)					(CC10I	C (FF8	BCh/	C6h)				
7	6	5	4	3	2	1	0		7	6	5	4	3	2	1	0
CC2IR	CC2IE		IL	.VL		G	LVL] [CC10IR	CC10IE		IL	VL		G	LVL
CC3IC	C (FF7)	Eh/B	Fh)					(CC11I	C (FF8	BEh/(C7h)				
7	6	5	4	3	2	1	0	_	7	6	5	4	3	2	1	0
CC3IR	CC3IE		IL	.VL		G	LVL] [CC11IR	CC11IE		IL	VL		G	LVL
CC4I0	C (FF8)	0h / C	0h)						CC12I	C (FF	90h/C	C8h)				
7	6	5	4	3	2	1	0		7	6	5	4	3	2	1	0
CC4IR	CC4IE		IL	.VL		G	LVL] [CC12IR	CC12IE		IL	VL		G	LVL
CC510	C (FF82	2h / C	1h)						CC13I	C (FF§	92h/C	C9h)				
7	6	5	4	3	2	1	0		7	6	5	4	3	2	1	0
CC5IR	CC5IE		IL	.VL		G	LVL] .	CC13IR	CC13IE		IL	VL		G	LVL
CC6I0	C (FF84	4h / C:	2h)					(CC14I	C (FF	94h/C	CAh)				
7	6	5	4	3	2	1	0		7	6	5	4	3	2	1	0
CC6IR	CC6IE		IL	.VL		G	LVL] [CC14IR	CC14IE		IL	VL		G	LVL
CC7IC	C (FF8)	6h / C	3h)					(CC15I	C (FF	96h/C	CBh)				
7	6	5	4	3	2	1	0		7	6	5	4	3	2	1	0
CC7IR	CC7IE		IL	.VL		G	LVL] [CC15IR	CC15IE		IL	VL		G	LVL



Figure 8-14. Block Diagram of GPT1



Figure 8-15. Block Diagram of GPT2





8.2.1 GPT1 Block

The current contents of each timer can be read or modified by the CPU by accessing the oppond All three timers T2, T3, T4 of block GPT1 can run in 3 basic modes, which are timer, gated timer, and ing timer registers T2, T3, or T4, which are located counter mode, and all timers can either count up or in the non-bit-addressable SFR space. When any down. Each timer has an alternate input function of the timer registers is written by the CPU in the pin on port 3 associated with it which serves as the state immediately before a timer increment, reload, gate control in gated timer mode, or as the count or capture is to be performed, the CPU write operainput in counter mode. As a specific feature of the tion has priority in order to guarantee correct recore timer T3, its count direction may be dynami-sults.

cally altered by a signal at an external input pin, From a programmer's point of view, the GPT1 and each overflow/underflow may be indicated on block is composed of a set of SFRs as shown in figan alternate output function pin. Thexiliar timure 8.16. Those portions of port and direction regers T2 and T4 may additionally be concatenated isters which are not used for alternate functions by with the core timer, or used as capture or reload the GPT1 block are not shaded. registers for the core timer.



Figure 8-16. SFRs and Port Pins Associated with the GPT1 Block

In the following, thendividual features of each timer in block GPT1 will be discussed separately.



8.2.1.1 GPT1 CORE TIMER T3

The configuration of the core timer T3 is determined by its bit-addressable control register T3CON, which is show below

T3CON (FF42h / A1h)

GPT1 Core Timer T3 Control Register Reset Value :0000h

15	14	13	12	11	10	9	8
		R			T3OTL	T3OE	T3UDE
7	6	5	4	3	2	1	0
T3UD	T3R	R	тз	вм		T3I	

b15 to b11, b5 =R: Reserved.

b10 = T30TL: Timer Output Toggle Latch. Toggles on each overflow/derflowof T3. Can be set or reset by software.

b9 = T30E: Alternate Output Function Enable. This function isnabledif T30E=1

b8 = T3UDE: Timer 3 External Up/Down Control Enable Bit.

b7 = T3UD: Timer 3 Up/Down Control Bit. See table 8.6

b6 = T3R: Timer 3 Run Bit.

Timer/Counter 3.

b4,b3 =T3M: Timer 3 Mode Control.

b2 to b0 =T3I: Timer 3 Input Selection Bits. See table 8.7 and 8.8 for more details.

Timer 3 Mode Selection

Bit field T3M (Timer 3 Mode Control) selects the basic operating mode for timer T3. Theyailable options are listed in table 8.5, and will be discussed direction control input, its comes dingdirection in detail in the flowing subsections.

M. 1. **TO** 1

Table 8-5, Core Timer T3 Mode Control

13	IVI	Mode
(1)	(0)	
0	0	Timer
0	1	Counter
1	0	Gated Timer (gate is active low)
1	1	Gated Timer (gate is active high)

Timer 3 Run Bit

The timer can be started or stopped by software through bit T3R (Timer T3 Run Bit). If T3R= '0', the timer stops. Setting T3R to '1' will start the timer. In gated timer mode, the timer will only run if T3R= '1' and the gate is active.

Count Direction Control

The count direction of the core timer can be specified either by software or by the external input pin T3EUD (Timer T3 External Up/Down Control Input), which is the alternate input function of port pin P3.4. These options are selected by bits T3UD and T3UDE in control register T3CON. When the up/down control is done by software (bit T3UDE = '0'), the count direction can be altered by setting or If set at '1' will run Timer/Counter 3 otherwise stops clearing bit T3UD. When T3UDE = '1', pin T3EUD is selected to be the controlling source of the count direction. However, bit T3UD can still be used to reverse the actual count direction, as listed in table 8.6. If T3UD = '0' and pin T3EUD shows a low level, the timer is counting up. With a high level at T3EUD the timer is counting down. If T3UD = '1', a high level at pin T3EUD specifies counting up, and a low level specifies counting down. The count direction can be changed regardlesof whether the timer is running or not.

> When pin T3EUD/P3.4 is used as external count control bit DP3.4 must be set to '0'.



Pin T3EUD	Bit T3UDE	Bit B3UD	Count Direction
х	0	0	Count Up
х	0	1	Count Down
0	1	0	Count Up
1	1	0	Count Down
0	1	1	Count Down
1	1	1	Count Up

Table 8-6. GPT1 Core Timer T3 Count Direction Control

Timer 3 Output Toggle Latch

An overflow or underflow of timer T3 will clock thebers may be rounded to 3 significant digits. T3OTL can also be set or reset by software. Bit timer mode. T3OE (Alternate Output Function Enable) in register T3CON enables the state of T3OTL to be an al-

ternate function of the external output pin 8.2.1.1.2 Gated Timer Mode T3OUT/P3.3. For that purpose, a '1' must be writ- In the gated timer mode, the same options for the ten into port data latch P3.3 and pin T3OUT/P3.3 input frequency as for the timer mode areailable then outputs the state of T3OTL. If T3OE = '0', pin T3IN (Timer T3 External Input), which is an alter-T3OUT can be used as a general purpose I/O pin.

In addition, T3OTL can be used in conjunction with diagram of the core timer in this mode. the counter or reload functions of the ciliar timhave to beavailableat pin T3OUT, because an internal connection is provided for this option. Thisbit DP3.6 must contain '0'. feature is described in detail in section 8.2.1.2.3 and 8.2.1.2.4 about theauxiliay timers.

8.2.1.1.1 Timer Mode

Timer mode is selected for the core timer T3 by setting bit field T3M in register T3CON to '00b'. In this mode, T3 is clocked with the internal system clock divided by a programmable prescaler, which is selected by bit field T3I. The input frequency f for timer T3 is saled linearly with slower oscillator frequencies d_{SC}, as can be seen from the following formula:

$$f_{T3} = \frac{f_{OSC}}{16 \times 2^{}}$$

The timer input frequencies, resolution and periods which result from the selected prescaler option when using a 40MHz oscillator are listed in table 8.7. This table alscapplies to the gated timer mode of T3 and to the uxiliary timers T2 and T4 in timer and gated timer mode. Note that some num-

toggle bit T3OTL in control register T3CON. Figure 8.17 shows a block diagram of timer T3 in

must be configured as output by setting direction(see table 8.7). However, the input clock to the control bit DP3.3 to '1'. If T3OE = '1', pin T3OUT timer in this mode is gated by the external input pin nate function of P3.6. Figure 8.18 shows a block

the timer over/underflows as a trigger source for The gated timer mode is selected by setting bit T3M.1 (T3CON.4) to '1'. Bit T3M.0 (T3CON.3) seers. For this purpose, the state of T3OTL does not lects the active level of the gate. Pin T3IN/P3.6 must be configured as input, i.e., direction control

face - 40MHz	Timer Input Selection T2I/T3I/T4I								
$T_{OSC} = 4000112$	000b	001b	010b	011b	100b	101b	110b	111b	
Prescaler for dsc	16	32	64	128	256	512	1024	2048	
Input Frequency	2.5MHz	1.25MHz	625kHz	312.5kHz	156.25kHz	2 78.125kHz	2 39.06kHz	19.53kHz	
Resolution	400ns	800ns	1. 6 s	3.2µs	6.4 μs	12.8 μs	25.6 μs	51.2 μs	
Period	26ms	52.5ms	105ms	210ms	420ms	840ms	1.68s	3.36s	

Table 8-7. GPT1 Timer Input Frequencies, Resolution and Periods



If T3M.0 = '0', the timer isenabled when T3IN T3R. The timer will only run if T3R= '1' and the gate shows a low level. A high level at this pin stops theis active; it will stop if either T3R= '0' or the gate is timer. If T3M.0= '1', pin T3IN must have a high level in active. Note that a transition of the gate signal at in order to enable themer to run. In addition, the pin T3IN does not cause an interrupt request. timer can be turned on or off by software using bit



Figure 8-17. Block Diagram of Core Timer T3 in Timer Mode

Figure 8-18. Block Diagram of Core Timer T3 in Gated Timer Mode





8.2.1.1.3 Counter Mode

For counter operation, pin T3IN/P3.6 must be con-Counter mode is selected for T3 by programming figured as input by setting direction control bit bit field T3M in register T3CON to '01b'. In counter mode, timer T3 is clocked by a transition at the external input pin T3IN, which is an alternate function fosc = 40MHz). To ensure that a transition of the of P3.6. The event causing an increment or decre-ment of the timer can be a positive, a negative, or rectly recognized, its levehouldbe held for at both a positive and a negative transition at this pin least 8 state times before it changes. Figure 8.19 The options are selected by bit field T21 in contractshows a block diagram of the core timer to the The options are selected by bit field T3I in control shows a block diagram of the core timer in this mode. register T3CON as shown in table 8.8.

Table 8-8. GPT1 Core Timer 13 Counter Mode Input Selec
--

ТЗІ			Counter T3 in Incremented/Decremented on :
(2)	(1)	(0)	
0	0	0	No Transition Selected, T3 Disabled
0	0	1	Positive External Transition at Pin T3IN
0	1	0	Negative External Transition at Pin T3IN
0	1	1	Positive and Negative Ext. Transition at T3IN
1	x	x	(reserved)







8.2.1.1.4 Interrupt Control for Core Timer T3

When the timer T3 overflows from FFFFh 0000h (when counting up), or when it underflows from Reset Value 0000h

0000h to FFFFh (when counting down), interrupt request flag T3IR in register T3IC will be set. This will cause an interrupt to the timer T3 interrupt vector T3INT, or trigger a PEC service if the interrupt enable bit (T3IE in register T3IC) is set. The organization of register T3IC is shown below. Refer to chapter 7 for more details on interrupts.

T3IC (FF62h / B1h)

GPT1 Core Timer T3 Interrupt Control Register Reset Value :0000h

7	6	5	4	3	2	1	0
T3IR	T3IE	ILVL			G	LVL	

8.2.1.2 GPT1 AUXILIARY TIMERS T2 AND T4

Both auxiliary timers T2 and T4 have exactly the b7 = TxUD: Timer x Up/Down Control bit. same functionality. They can be configured for timer, gated timer, or counter mode with the same options for the timerequencies and the count signal as the core timer T3. In addition to these 3 counting modes, the auxiliary timers can be concatenated with the core timer, or they may be used b5 to b3 = TxM: Timer x Mode Control. as reload or capture registers in conjunction with See table 8.9

See table 8.9. the core timer. Unlike the core timer, the cor

timers can not be controlled for up or down countb2 to b0 =Txl: Timer x Input Selection. by an external signal, nor do they have a toggle bit See table 8.7, 8.10, 8.11 or 8.12 for more details. or an alternate output function.

> SGS-THOMSON MICROELECTRONICS

The individuation for timers T2 and T4 is determined by their bit-addressable control registers T2CON and T4CON, which are both organized identically. Note that functions which are present in all 3 timers of block GPT1 are controlled in the same bit positions and in the same manner in each of the specific control registers. The control registers for the uxiliary timers are shown below.

T2CON (FF40h / A0h)

GPT1 Auxiliary Timers T2 Control Register

15	14	13	12	11	10	9	8
			F	٢			
7	6	5	4	3	2	1	0
T2UD	T2R	T2M				T2I	

T4CON (FF44h / A2h)

GPT1 Auxiliary Timers T4 Control Register Reset Value :0000h



b15 to b8 =R: Reserved.

TxUD = 0: Select up counting

TxUD = 1: Select down counting

b6 = TxR: **Timer x Run Bit.**

TxR = 0: Timer x Stops

TxR = 1: Timer x Runs

27/64

T2M/T4M			Mode
(2)	(1)	(0)	
0	0	0	Timer
0	0	1	Counter
0	1	0	Gated Timer (gate is active low)
0	1	1	Gated Timer (gate is active high)
1	0	0	Reload
1	0	1	Capture
1	1	X	(reserved, no function selected)

Table 8-9. GPT1 Auxiliary Timer T2 and T4 Mode Control

The operating modes for the auxiliary timers T2 selected for the auxiliary timers T2 or T4 by setting and T4 are independentlyselectable by bit fields T2M and T4M. The available options for both timers are listed in table 8.9and will be disussed in detail in the ollowing ubsections.

the mode control field T2M or T4M in the respective control register T2CON or T4CON t000b'.

resolution, and periods when using a 40MHz oscillator, refer to table 8.7 in section 8.2.1.1.1. The block diagram of an auxiliary timer in timer mode is

shown in the ollowing igure 8.20.

The input frequencies f and f_{14} to T2 and T4 are

determined by the contents of the timer input se-In all of the counting modes of operation, the auxil-lection fields T2I and T4I as follows: iary timers can count up or dowlepending on the

state of their control bits T2UD and T4UD. They $f_{T2} = \frac{f_{OSC}}{16 \times 2^{<T2|>}}$, $f_{T4} = \frac{f_{OSC}}{16 \times 2^{<T4|>}}$ T2R and T4R. In gated timer mode, the respective timer will only run if T2R= '1' or T4R= '1' and the For an overview of the resulting input fuencies

gate is active.

8.2.1.2.1 Timer Mode

The operation of the auxiliary timers in this mode is identical to that of the core timer T3. Timer mode is



Figure 8-20. Block Diagram of an Auxiliary Timer in Timer Mode



8.2.1.2.2 Gated Timer Mode

The gated timer mode for the auxiliary timers func- for timer T4. T2IN is an alternate function of P3.7, tions as described for the core timer. For the auxil-while T4IN is an alternate function of P3.5. In order iary timers, an active low level for the gate is to use these alternate functions, the **perponding** selected by setting the mode control fields T2M or direction control bits DP3.7 and DP3.5 must be set T4M to '010b', and an active high level is selected to '0'. Figure 8.21 shows a block diagram of an by the bit **o**mbinatiori011b'. The gate for timer T2 auxiliarytimer in gated timer mode.





8.2.1.2.3 Counter Mode

Basically, the counter mode for the auxiliary timers The second count source is the toggle bit T3OTL of functions as described for the core timer. In addi- the core timer T3. One can also select either a tion, however, timers T2 and T4 offer the possibility positive, a negative, or both a positive and a negaof selecting between two count sources. The first tive transition of T3OTL to cause an increment or source is an external input pin, T2IN for timer T2, decrement. Note that only state transitions of and T4IN for timer T4. One can select either a posi- T3OTL which are caused by the overflows/undertive, a negative, or both a positive and a negative flows of T3 will trigger the counter function of transition to cause an increment or decrement. T2/T4. Modifications of T3OTL by software will The direction control bits DP3.7 for T2IN or DP3.5 NOT trigger the counter function of T2/T4. Tafor T4IN must be set to '0', and the input signal ble 8.10 summarizes the different counter modes should be held at least 8 states for correct edge de- of the auxiliary timers. A block diagram of an auxiltection, which results in a maximum divergence of the second seco iary timer in counter mode is shown in figure 8.22. quency for the count input signal of 1.25MHz at Using the toggle bit T3OTL as a clock source for an fosc = 40MHz. auxiliarytimer in counter mode offers the feature of



	T2I/T4I		Counter T2/T4 is Incremented/Decremented on
(2)	(1)	(0)	
0	0	0	No transition Selected, Tx Disabled
0	0	1	Positive External Transition on TxIN
0	1	0	Negative External Transition on TxIN
0	1	1	Positive and Negative External Transition on TxIN
1	0	0	No Transition Selected, Tx Disabled
1	0	1	Positive Transition of T3OTL
1	1	0	Negative Transition of T3OTL
1	1	1	Positive and Negative Transition of T3OTL

Table 8-10. GPT1 Auxiliary Timers Counter Mode Input Selection (x = 2 or 4)

Figure 8-22. Block diagram of an Auxiliary Timer in Counter Mode



concatenating the core timer T3 and anuxiliary selected to clock the auxiliary timer, one can form a (16-bit core timer+T3OTL+16-bit uxiliary timer). 32-bit or 33-bit timer. This isxplainedin the following:

clocked on every second overflow/underflow of the timer. Dependingon which transition of T3OTL is core timer. This configuration forms a 33-bit timer

> The count directions of the two concatenated timers are not required to be the same. This offers a

If both a positive and a negative transition of wide variety of different configurations. A block dia-T3OTL is used to clock the auxiliary timer, this gram showing the concatenation of a core timer timer is clocked one very overflow/underflow of theand an auxiliary timer is shown in Figure 8.23. core timer T3. Thus, the two timers form a 32-bit timer.

If either a positive or a negative transition of T3OTL is selected to clock theuxiliarytimer, this timer is





Figure 8-23. Concatenation of Core Timer T3 And an Auxiliary Timer

8.1 chap 1

8.2.1 chap 2.1

8.2 chap2

8.2.1.1 chap 2.1.1

Table 8-11. GPT1 Auxiliary Timers Reload Trigger Selection (x = 2 or 4)

	T2I/T4I		Reload on	
(2)	(1)	(0)		
0	0	0	No transition Selected, Tx Disabled	
0	0	1	Positive External Transition on TxIN	
0	1	0	Negative External Transition on TxIN	
0	1	1	Positive and Negative External Transition on TxIN	
1	0	0	No Transition Selected, Tx Disabled	
1	0	1	Positive Transition of T3OTL	
1	1	0	Negative Transition of T3OTL	
1	1	1	Positive and Negative Transition of T3OTL	



tents of an auxiliary timer register. Two different 8.2.1.2 chap 2.1.2 sources can be selected to cause a reload of the core timer. The options are programmed by the input selection bits of bit fields T2I and T4I in registers T2CON or T4CON as shown in table 8.11. 8.2.1.2.1 chap 2.1.2.1 When programmed for reload mode, the respective auxiliary timer T2 or T4 stops, independent of 8.2.1.2.2 chap 2.1.2.2 its run flag T2R or T4R. When bit T2I.2= '0' or bit T4I.2= '0', the source which can cause a reload is the external input pin T2IN for timer register T2 or pin T4IN for timer register T4. One can select either a positive, a nega-8.2.1.2.3 Reload Mode tive, or both a positive and a negative transition at

Reload mode is selected by programming the mode control fields T2M or T4M to '100b'. In reload mode, the core timer T3 is reloaded with the conthese input pins to cause a reload. When a selected transition is detected at the input pin T2IN or T4IN, the core timer T3 is reloaded with the con-

Figure 8-24. GPT1 Auxiliary Timer in External Reload Mode







Figure 8-25. GPT1 Auxiliary Timer in Reload Mode Triggered by T30TL

tents of the auxiliary timer, and the interrupt request flag T2IR or T4IR of the auxiliary timer is set. The direction control bits DP3.7 for T2IN or DP3.5 for T4IN must be set to '0', and the input signal should hold its level for at least 8 states to ensure correct recognition of the triggering edge. Figure below shows a block diagram of this external reload mode.

When bit T2I.2= '1' or bit T4I.2= '1', a transition of the toggle bit T3OTL which is caused by an overflow/underflow of T3 is the trigger for a reload. Note that software modifications of T3OTL will NOT trigger the reload function. Again, one can select either a positive, a negative, or both a positive and a negative transition of T3OTL to cause a reload. When a selected transition of T3OTL is detected, the core timer T3 is reloaded with the contents of the auxiliary timer, and the interrupt request flag T2IR or T4IR of the respective auxiliary timer is set. Note that the interrupt request flag T3IR of the core timer T3 will also be set, indicating the overflow/underflow of T3. Figure 8.25 shows a block diagram of this reload mode. **Note:** Although it is possible, the user should not program both of the auxiliary timers to reload the core timer on the same trigger event, since in this case both of the reload registers would try to reload the core timer at the same time. In this case, the contents of T4 are loaded into the core timer T3.

The reload mode triggered by T3OTL can be used in a number of different configurations. Depending on the selection of the active transition, the following functions can be performed:

If both a positive and a negative transition of T3OTL is selected to trigger a reload, the core timer will be reloaded with the contents of the auxiliary timer each time it overflows or underflows. This is the 'normal' reload mode (reload on overflow/underflow).

If either a positive or a negative transition of T3OTL is selected to trigger a reload, the core timer T3 will be reloaded with the contents of the auxiliary timer on every second overflow or underflow.

Using the latter configuration for both auxiliary timers, one can perform very flexible pulse width



8 - Peripherals



Figure 8-26. GPT1 Timer Configuration For PWM Generation

modulation (PWM). One of the auxiliary timers is programmed to reload the core timer on a positive transition of T3OTL, the other is programmed for a reload on a negative transition of T3OTL. Thus, the core timer is alternately reloaded by each of the auxiliary timers.

Figure 8.26 shows such a configuration of the GPT1 timers for flexible PWM. T2 is programmed to reload T3 on a positive transition of T3OTL, while T4 will reload T3 on a negative transition of

T3OTL. The alternate output function for T3OTL is enabled (T3OE= '1'), and the PWM output signal will be available at pin T3OUT with the configuration DP3.3= '1' and P3.3= '1' for port pin P3.3, as explained in section 8.2.1.1. The auxiliary timer T2 holds the value of the high time of the output signal, while T4 is used to reload T3 with the value of the low time. With this method, the low and high time of the PWM signal can be varied in a wide range. Note that T3OTL is implemented as a bit in SFR

Table 8-12 GPT1 Auxiliar	V Timers Canture TriggerSelection	(x - 2 or 4)
Table of 12. GFTT Auxiliar	y miners capture miggerselection	(X = 2 0 4)

T2I/T4I			Contents of T3 Captured into T2/T4 on
(2)	(1)	(0)	
Х	0	0	No transition Selected, Tx Disabled
Х	0	1	Positive External Transition on TxIN
Х	1	0	Negative External Transition on TxIN
Х	1	1	Positive and Negative External Transition on TxIN



T3CON, so that it can be altered by software if required to modify the PWM signal.

8.2.1.2.4 Capture Mode

Capture mode is selected by programming the mode control fields T2M or T4M to '101b'. In capture mode, the contents of the core timer are latched into an auxiliary timer register in response to a signal transition at the respective auxiliary timer's external input pin, which is T2IN/P3.7 for timer register T2, or T4IN/P3.5 for timer register T4. The capture trigger signal can be a positive, a negative, or both a positive and a negative transition.

The two least significant bits of bit fields T2I or T4I are used to select the active transition (see table below), while the most significant bits T2I.2 or T4I.2 are irrelevant for the capture mode. When programmed for capture mode, the respective auxiliary timer T2 or T4 stops, independent of its run flag T2R or T4R.

If a selected transition at the corresponding input pin T2IN or T4IN is detected, then the contents of the core timer are loaded into the auxiliary timer T2IC (FF60h / B0h)

GPT1 Auxiliary Timer 2 Interrupt Control Register Reset Value : 0000h

7	6	5	4	3	2	1	0
T2IR	T2IE		ILVL			GI	LVL

T4IC (FF64h / B2h)

GPT1 Auxiliary Timer 4 Interrupt Control Register Reset Value : 0000h

7	6	5	4	3	2	1	0
T4IR	T4IE	ILVL				GL	_VL

b7 = **TxIR:** Timer x Interrupt Request Bit. This flag can be reset to generate an interrupt or trigger a PEC service request.

- b6 = **TxIE:** Timer x Interrupt Enable Bit. If set at '1' will enable the timer x interrupt.
- b5 to b2 = **ILVL:** Interrupt Priority Level Bits. See chapter 7 for more details.
- b1 to b0 = **GLVL:** Interrupt Group Priority bits. See chapter 7 for more details.



SGS-THOMSON MICROELECTRONICS

Figure 8-27. GPT1 Auxiliary Timer in Capture Mode

register and the associated interrupt request flag T2IR for timer T2 or T4IR for timer T4 will be set. Note that the direction control bits DP3.7 (for T2IN) and DP3.5 (for T4IN) must be set to '0', and that the level of the capture trigger signal should be held for at least 8 states to ensure correct edge detection. Figure below shows a block diagram of an auxiliary timer in capture mode.

8.2.1.2.5 Interrupt Control

Upon each overflow/underflow or upon each capture or reload trigger of one of the auxiliary timers T2 or T4, its corresponding interrupt request flag (T2IR or T4IR) will be set. This flag may cause an interrupt to the specific auxiliary timer's interrupt vector (T2INT or T4INT), or initiate a PEC transfer, when the request is enabled. Each of the auxiliary timers T2 and T4 has its own interrupt control register (T2IC, T4IC), as shown in figure below. Refer to chapter 7 for further details on interrupts.

8.2.2 GPT2 Block

Block GPT2 supports high precision event control with a maximum resolution of 200ns (at 40MHz oscillator frequency). It includes the two timers T5 and T6, and the 16-bit capture/reload register CAPREL. Timer T6 is referred to as the core timer, and T5 is referred to as the auxiliary timer of GPT2.



Figure 8-28. SFRs And Port Pins Associated with the GPT2 Block



An overflow/underflow of T6, which can only operate in timer mode, is indicated by a toggle bit T6OTL whose state may be output on an alternate function port pin. In addition, T6 may be reloaded with the contents of CAPREL. The toggle bit also supports concatenation of T6 with auxiliary timer T5, while concatenation of T6 with CAPCOM timers T0 and T1 is provided through a direct connection. Based on an external signal, the contents of T5 can be captured into register CAPREL, and T5 may optionally be cleared. Both timer T6 and T5 can count up or down, and the current timer value can be read or modified by the CPU in the non-bitaddressable SFRs T5 and T6. Each of the above features will be described in detail in the following subsections.

From a programmer's point of view, the GPT2 block is represented by a set of SFRs as shown in figure below. Those portions of port and direction registers which are not used for alternate functions by the GPT2 block are not shaded.

8.2.2.1 GPT2 CORE TIMER T6

The operation of the core timer T6 is controlled by the bit-addressable control register T6CON, is shown below.

The core timer T6 can only run in timer mode. It is started or stopped by software through bit T6R (Timer T6 Run Bit). If T6R= '0', the timer stops. Setting T6R to '1' will start the timer. The count direc-

T6CON (FF48h / A4h)

GPT2 Core Timer T6 Control Register T6CON Reset Value : 0000h

15	14	13	12	11	10	9	8
T6SR		R			T6OTL	T6OE	R
7	6	5	4	3	2	1	0
T6UD	T6R		R			T6I	

b15 = **T6SR:** Timer Reload Mode Enable Bit. The reload from register CAPREL is enabled if this bit is set at '1'.

b14 to b11 and b5 to b3 = R: Reserved.

- b10 = **T6OTL:** Timer 6 Output Toggle Latch. Toggles on each overflow/underflow of T6. Can be set or reset by software.
- b9 = **T6OE:** Timer 6 Alternate Output Function enabled if T6OE = 1.
- b7 = T6UD: Timer 6 Up/Down Control. T6UD = 0. Timer 6 is counting up T6UE = 1. Timer 6 is counting down.
- b6 = **T6R:** Timer 6 Run Bit. Timer 6 runs if T6R = 1.
- b2 to b0 = T6I: Timer 6 Input Selection. See table 8.13.
- b2 to b0 = T6I: Timer 6 Input Selection. See table 8.13.

f _ 40MHz	Timer Input Selection T2I/T3I/T4I								
	000b	001b	010b	011b	100b	101b	110b	111b	
Prescaler for fosc	8	16	32	64	128	256	512	1024	
Input Frequency	5MHz	2.5MHz	1.25kHz	625kHz	312.5kHz	156.25kHz	78.125kHz	39.06kHz	
Resolution	200ns	400ns	800 ns	1.6µs	3.2µs	6.4µs	12.8µs	25.6µs	
Period	13ms	26ms	52.5ms	105ms	210ms	420ms	840ms	1.68s	

Table 8-13. GPT2 Timer Input Frequencies, Resolution and Periods

tion can be controlled by software through bit T6UD.

8.2.2.1.1 Timer Mode

Timer T6 is clocked with the internal system clock divided by a programmable prescaler. Eight different prescaler options can be selected by bit field T6l in control register T6CON. The input frequency f_{T6} to timer T6 is scaled linearly with slower oscilla-

tor frequencies and is determined as follows:

$$f_{T6} = \frac{f_{OSC}}{8 \times 2^{}}$$

The resulting input frequency, resolution, and timer period when using a 40MHz oscillator is illustrated in table 8.13. This table also applies to GPT2 auxiliary timer T5. Note that the numbers may be rounded to 3 significant digits.



An overflow or underflow of timer T6 will clock the toggle bit T6OTL in control register T6CON. T6OTL can also be set or reset by software. Bit T6OE (Alternate Output Function Enable) in register T6CON enables the state of T6OTL to be an alternate function of the external output pin T6OUT/P3.1. For that purpose, a '1' must be written into port data latch P3.1 and pin T6OUT/P3.1 must be configured as output by setting direction control bit DP3.1 to '1'. If T6OE= '1', pin T6OUT then outputs the state of T6OTL. If T6OE= '0', pin T6OUT can be used as a general purpose I/O pin.

In addition, T6OTL can be used as the trigger source for the counter function of auxiliary timer T5. For this purpose, the state of T6OTL does not have to be available at pin T6OUT, because an internal connection is provided for this option. This feature is described in detail in section 8.2.2.2 about auxiliary timer T5.

A reload of timer T6 on overflow/underflow with the contents of register CAPREL can be selected through bit T6SR in register T6CON. A detailed description of this option can be found in section 8.2.2.2.3 about the CAPREL register.

T6IC (FF68h	n/B4h)				
GPT2	Timer	T6 Int	errupt	Contro	ol Reg	ister	
Reset	Value	: 0000)h				
7	6	5	4	3	2	1	(

1	6	5	4	3	2	1	0
T6IR	T6IE		IL	VL		G	LVL

An overflow or underflow of timer T6 can also be used to clock timers T0 or T1 in the CAPCOM unit. For this purpose, a direct internal connection between timer T6 and timers T0 and T1 exists. Refer to section 8.1 (CAPCOM Unit) for more details. Figure below shows a block diagram of T6 in timer mode.

8.2.2.1.2 Timer T6 Interrupt Control

When timer T6 overflows from FFFFh to 0000h (when counting up), or when it underflows from 0000h to FFFFh (when counting down), the interrupt request flag T6IR in register T6IC will be set. This will cause an interrupt to the timer T6 interrupt vector T6INT, or will trigger a PEC transfer, if the

Figure 8-29. Block Diagram of GPT2 Core Timer T6 in Timer Mode





T5CON (FF46h / A3h)

GPT2 Auxiliary Timer T5 Control Register

Reset Value : 0000h

15	14	13	12	11	10	9	8
T5SC	T5CLR	С			F	R	
7	6	5	4	3	2	1	0
T5UD	T5R	F	र	T5M		T5I	

b15 = **T5SC:** Timer 5 Capture Mode Enable Bit. Capture into register CAPREL is enabled if T5SC = 1.

b14 = **T5CLR:** Timer 5 Clear Bit.

T5CLR = 0. Timer 5 is not cleared on a detected transition at CAPIN T5CCR = 1. Timer 5 is clear in a detected transi-

tion at CAPIN. b13,b12 = **CI:** Register CAPREL Input Selection.

- b13,b12 = **CI:** Register CAPREL Input Selection. See table 8.15.
- b11 to b8 and b5 to b4 = R: Reserved.
- b7 = T5UD: Timer 5 Up/Down Control Bit. T5UD = 0. Timer 5 is counting up T5UD = 1. Timer 5 is counting down.
- b6 = **T5R:** Timer 5 Run Bit. Timer 5 runs if T5R = 1 otherwise stops.
- b3 = **T5M:** Timer 5 Mode Control. If T5M = 0 timer mode is enabled otherwise counter mode is enabled.
- b2 to b0 = **T5I:** Timer 5 Input Selection. See table 8.13 and 8.14 for more details.

interrupt enable bit T6IE in register T6IC is set. The organization of interrupt control register T6IC is shown below. Refer to chapter 7 for more details on interrupts.

8.2.2.2 GPT2 AUXILIARY TIMER T5

The auxiliary timer T5 can operate in timer or counter mode. These two modes are described below. Unlike the core timer T6, the auxiliary timer T5 has no toggle bit and no alternate output function. The operation of T5 is controlled by register T5CON, which is shown in the following subsections.

In both timer and counter mode of operation, the auxiliary timer T5 can count up or down depending on the control bit T5UD, and it can be started or stopped through its run bit T5R (Timer T5 Run Bit). If T5R= '0', the timer stops. Setting T5R= '1' will start the timer.



Figure 8-30. Block Diagram of GPT2 Core Auxiliary Timer T5 in Timer Mode



8.2.2.2.1 Timer Mode

In this mode, selected in register T5CON by setting bit T5M= '0', the auxiliary timer T5 operates exactly as described for the core timer T6. It has the same 8 prescaler options, which are selected by bit field T5I in control register T5CON. The input frequency f_{T5} to timer T5 is determined as follows:

$$f_{T5} = \frac{f_{OSC}}{8 \times 2^{}}$$

The resulting input frequency, resolution, and timer period when using a 40MHz oscillator is the same as for T6 (see table 8.13). Figure 8.30 shows a block diagram of T5 in timer mode.

8.2.2.2.2 Counter Mode

The counter mode of timer T5, selected by T5M= '1', can only be used in conjunction with the toggle bit T6OTL of the core timer T6, since timer T5 has

Table 8-14. Aux	kiliary Timer	T5 Counter	Mode Inp	out Selection

T5I			Counter T5 is Incremented/Decremented on
(2)	(1)	(0)	
0	Х	Х	No Transition Selected, T5 Disabled
1	0	0	No Transition Selected, T5 Disabled
1	0	1	Positive Transition of T6OTL
1	1	0	Negative Transition of T6OTL
1	1	1	Positive and Negative Transition of T6OTL

Figure 8-31. Block Diagram of GPT2 Auxiliary Timer T5 in Counter Mode



clocked by a transition of T6OTL. Note that only state transitions of T6OTL which are caused by overflows/underflows of T6 will trigger the counter function of T5. Modifications of T6OTL by software will NOT trigger the counter function of T5. Either a positive, a negative, or both a positive and a negative transition of T6OTL can be selected to cause an increment or decrement of T5. The options are selected by bit field T5I in control register T5CON

no external input pin. In this mode, timer T5 is

T5IC (FF66h / B3h)

GPT2 Timer 5 Interrupt Control Register

Reset Value : 0000h

7	6	5	4	3	2	1	0
T5IR	T5IE		ILVL				LVL



as shown in table 8.14. Figure below shows a block diagram of timer T5 in this mode.

This mode can be used to concatenate the core timer T6 and the auxiliary timer T5 to form a 32-bit or a 33-bit timer (16-bit timer T6+T6OTL+16-bit timer T5, see also section 8.2.1.2.3). The count directions of the two timers are not required to be the same, which offers a wide variety of different configurations. Figure 8.32 shows a block diagram for the concatenation of timers T5 and T6. 8.2.2.2.3 Timer T5 Interrupt Control

When timer T5 overflows from FFFFh to 0000h (when counting up), or when it underflows from 0000h to FFFFh (when counting down), the interrupt request flag T5IR in register T5IC will be set. This will cause an interrupt to the timer T5 interrupt vector T5INT, or will trigger a PEC transfer, if the interrupt enable bit T5IE in register T5IC is set. The organization of interrupt control register T5IC is described below. Refer to Chapter 7 for more details on interrupts.

СІ		Contents of T5 Captured into CAPREL on	
(1)	(0)		
0	0	No Transition Selected, Capture Disabled	
0	1	Positive External Transition on CAPIN	
1	0	Negative External Transition on CAPIN	
1	1	Positive and Negative Transition Ext. on CAPIN	

Figure 8-32. Concatenation of Timers T5 and T6



8.2.2.3 GPT2 CAPTURE/RELOAD REGISTER CAPREL

This 16-bit register can be used as a capture register for the auxiliary timer T5 or as a reload register for the core timer T6, or as both. These functions are controlled separately by bits in the two timer control registers T5CON and T6CON. In the following, the use of register CAPREL in capture and reload mode is described in detail.

8.2.2.3.1 Capture Mode

This mode is selected by setting bit T5SC= '1' in control register T5CON. The source for a capture trigger is the external input pin CAPIN, which is an

alternate input function of port pin P3.2. Either a positive, a negative, or both a positive and a negative transition at this pin can be selected to trigger the capture function. The active edge is controlled by bit field CI in register T5CON according to table below.

For triggering a capture operation on register CAPREL, pin CAPIN/P3.2 must be configured as input by setting its direction control bit DP3.2 to '0'. The maximum input frequency for the capture trigger signal at pin CAPIN is f_{OSC} /8 (2.5MHz at f_{OSC} =40MHz). To ensure that a transition of the capture trigger signal is correctly recognized, its level should be held for at least 4 state times before it changes.






0

When a selected transition at the external input pin CAPIN is detected, the contents of the auxiliary timer T5 are latched into register CAPREL, and interrupt request flag CRIR is set. With the same detected transition at CAPIN, timer T5 can be cleared to 0000h. This option is controlled by bit T5CLR in register T5CON. The timer T5 clear function can be selected regardless of the capture function. To ensure that a transition of the clear trigger signal is correctly recognized, its level should be held for at least 4 state times. Once timer T5 is cleared, the interrupt request flag CRIR in register CRIC is set. Figure below shows a block diagram of register CAPREL in capture mode. Note that bit T5SC only controls whether a capture is performed or not. If T5SC='0', the input pin CAPIN can still be used as an external interrupt input (see also section 7.2.7). This interrupt is controlled by the CAPREL interrupt control register CR IC described in section 8.2.2.3.3.

8.2.2.3.2 Reload Mode

CRIC (FF6Ah / B5h)

CAPREL Register Interrupt Control Register Reset Value : 0000h

	raido						
7	6	5	4	3	2	1	
CRIR	CRIE		IL	VL		G	LVL

Figure 8-34. Register CAPREL In Reload Mode





This mode is selected by setting bit T6SR = '1' in register T6CON. The event causing a reload in this mode is an overflow or underflow of the core timer T6.

If T6SR= '1' when timer T6 overflows from FFFFh to 0000h (when counting up) or when it underflows from 0000h to FFFFh (when counting down), the value stored in register CAPREL is loaded into timer T6. This will not set the interrupt request flag CRIR associated with the CAPREL register. However, interrupt request flag T6IR will be set indicating the overflow/underflow of T6. Figure below shows a block diagram of the reload mode of register CAPREL.

8.2.2.3.3 CAPREL Register Interrupt Control

Whenever a transition according to the selection in bit field CI is detected at pin CAPIN/P3.2, interrupt request flag CRIR in register CRIC is set. This will cause an interrupt to the CAPREL register interrupt vector CRINT, or will trigger a PEC service if the interrupt enable bit CRIE in register CRIC is set. The organization of register CRIC is described below. Refer to chapter 7 for more details on interrupts.

8.2.2.3.4 Using the Capture and Reload Mode

Since the reload and the capture mode of register CAPREL can be configured individually by bits T5SC and T6SR, one can set both bits to use the two modes of register CAPREL simultaneously. This feature can be used to build a digital PLL configuration which generates an output frequency that is a multiple of the input frequency, as described in the following. Figure below shows a block diagram of this configuration. The operation in this mode will be explained with an example.

Consider the case, where one has to detect consecutive external events which may occur aperiodically, but needs a finer resolution, that means, more 'ticks' within the time between two external events.

For this purpose, one measures the time between the external events using timer T5 and the CAPREL register. Timer T5 runs in timer mode counting up (T5UD='0') with a frequency of for example $f_{OSC}/64$. The external events are applied to pin CAPIN. When



Figure 8-35. Register CAPREL In Capture And Reload Mode



an external event occurs, the timer T5 contents are latched into register CAPREL, and timer T5 is cleared (T5CLR= '1'). Thus, register CAPREL always contains the correct time between two events, measured in timer T5 increments. Timer T6, which runs in timer mode counting down (T6UD= '1') with a frequency of for example bosc /8, uses the value in register CAPREL to perform a reload on underflow. This means, the value in register CAPREL represents the time between two underflows of timer T6, now measured in timer T6 increments. Since timer T6 runs 8 times faster than timer T5, it will underflow 8 times within the time between two external events. Thus, the underflow signal of timer T6 generates 8 'ticks'. Upon each underflow, interrupt request flag T6IR will be set and bit T6OTL will be toggled. The state of T6OTL may be output on pin T6OUT. This signal has 8 times more transitions than the signal which is applied to pin CAPIN.

The underflow signal of timer T6 can furthermore be used to clock the CAPCOM timers T0 and/or T1, which gives the user the possibility to set compare events based on a finer resolution than that of the external events.

8.3 A/D CONVERTER (ADC)



Figure 8-36. A/D Converter Block Diagram

The ST10x166 provides a 10-bit A/D converter with 10 multiplexed analog input channels and a sample & hold circuit on-chip. It supports 4 different conversion modes, including single channel, single channel continuous, auto scan, and auto scan continuous conversion. The external analog reference voltages V_{AREF} and V_{AGND} are fixed. Figure below shows a block diagram of the A/D converter.

In the following Figure 8.37, all SFRs and port pins are listed which are associated with the A/D converter.

8.3.1 Conversion Modes and Operation

The analog input channels AN0 through AN9 are alternate functions of port 5, which is a 10-bit input only port. The port 5 lines may either be used as analog or digital inputs. No special action is required by the user software to configure the port 5 lines as analog inputs.

The functions of the A/D converter are controlled by the A/D Converter Control Register ADCON. This bit-addressable register holds the bits which specify the analog channel, the conversion mode, and the status of the converter.



Figure 8-37. SFRs and Port pins Associated with the A/D Converter



Table 8-16. Conversion Mode Selection

A	ОМ	Conversion Mode
(1)	(0)	
0	0	Single Channel Conversion
0	1	Single Channel Continuous Conversion
1	0	Auto Scan Conversion
1	1	Auto Scan Continuous Conversion

ADDAT (FEA0h / 50h)

A/D Converter Result Register

Reset Value: 0000h

15	14	13	12	11	10	9	8
	СН	NR		F	२	ADRE	S [98]
7	6	5	4	3	2	1	0
			ADRE	S [70]			

b15 to b12 = CHNR: 4-Bit Channel Number.

b11 and b10 = R: Reserved.

b9 to b0 = **ADRES:** 10-Bit Result of the A/D Conversion.

ADCON (FFA0h / D0h)

A/D Converter Control Register

Reset Value: 0000h

15	14	13	12	11	10	9	8
			R				ADBSY
7	6	5	4	3	2	1	0
ADST	R	AD	ОМ		AD	СН	

b15 to b9 and b6 =R: Reserved.

b8 = **ADBSY:** ADC Busy Flag Read only bit. Indicates if a conversion is in progress or not.

b7 = **ADST:** Start Bit. Is used to start or stop the A/D Converter.

b5 to b4 = **ADM**: Mode Selection bit. Determines the mode of operation of the A/D Converter as illustrates in table 8.16.

b3 to b0 = **ADCH**: ADC Analog Input Channel Selection.

See table 8.17.



	AD	СН		Selected Channel
(3)	(2)	(1)	(0)	
0	0	0	0	AN0 : Analog Input Channel 0
0	0	0	1	AN1 : Analog Input Channel 1
0	0	1	0	AN2 : Analog Input Channel 2
0	0	1	1	AN3 : Analog Input Channel 3
0	1	0	0	AN4 : Analog Input Channel 4
0	1	0	1	AN5 : Analog Input Channel 5
0	1	1	0	AN6 : Analog Input Channel 6
0	1	1	1	AN7 : Analog Input Channel 7
1	0	0	0	AN8 : Analog Input Channel 8
1	0	0	1	AN9 : Analog Input Channel 9
1	0	1	Х	(reserved, no channel selected)
1	1	Х	Х	(reserved, no channel selected)

Table 8-17. Analog Input Channel Selection

Bit ADST is used to start or stop the A/D converter. The busy flag ADBSY is a read-only flag which indicates whether a conversion is in progress or not. Bit field ADM determines the mode of operation of the A/D converter as illustrated in table 8.16. These modes will be discussed in detail in the following subsections.

Bit field ADCH in register ADCON specifies the analog input channel which is to be converted in the single channel conversion modes, or the channel with which a conversion sequence of different channels will be started in the auto scan modes. Table 8.17 shows the reference between the ADCH field and the selected input channels. Programming ADCH to one of the reserved combinations will produce invalid results.

The A/D Converter Result Register ADDAT, shown in figure below holds the result of a conversion. The low order 10 bits (ADDAT [9..0]) contain the converted digital result, while the upper four bits (ADDAT [15..12]) represent the number of the channel which was converted. Register ADDAT is not bit-addressable. The data remains in ADDAT until it is overwritten by the data of the next conversion.

In all 4 conversion modes, a conversion is started by setting bit ADST= '1'. This will also set the busy flag ADBSY. The converter then selects and samples the input channel specified by the channel selection field ADCH in register ADCON. This will take 1.575µs (at 40MHz oscillator frequency). The sampled level will then be held internally for the rest of the conversion, which will require another 8.175us (at 40 MHz). When the conversion of this channel is complete, the 10-bit result together with the number of the converted channel is transferred into the result register ADDAT, and the interrupt request flag ADCIR will be set. If a previous conversion result was not read out of register ADDAT by the time a new conversion is complete, then the A/D overrun error interrupt request flag ADEIR will also be set. The previous result in register ADDAT is lost because it is overwritten by the new value.

If bit ADST is reset and then set again while a conversion is in progress, this conversion will be aborted and the converter will start again. When setting bit ADST, a different conversion mode and channel number may be specified. While a conversion is in progress modifications to the mode selection field ADM will not become effective until the next conversion. Modifications to the channel selection field ADCH will not become effective until



the next conversion in the single channel conversion modes, or the next conversion round in the auto scan modes.

8.3.1.1 SINGLE CHANNEL CONVERSION MODE

This mode is selected by programming the mode selection field ADM in register ADCON to '00b'. After starting the converter through bit ADST, the channel specified in bit field ADCH will be converted. After the conversion is complete, interrupt request flag ADCIR will be set and the converter will automatically stop and reset bits ADBSY and ADST. Resetting bit ADST while a conversion is in progress has no effect.

8.3.1.2 SINGLE CHANNEL CONTINUOUS CONVERSION

This mode is selected by bit combination '01b' in bit field ADM. After starting the converter, the specified channel will be converted repeatedly until the converter is stopped by software. Interrupt request flag ADCIR is set at the end of each single conversion. When bit ADST is reset by software, the converter will complete the current conversion and then stop and reset bit ADBSY.

8.3.1.3 AUTO SCAN CONVERSION MODE

With this mode, a set of different analog input channels can be converted without requiring software to change the channel number. The channels are converted consecutively, starting with channel ANn which is specified in bit field ADCH, down to and including channel AN0. The auto scan conversion mode is selected by '10b' in bit field ADM. After conversion of channel ANn has been completed, interrupt request flag ADCIR is set and the converter starts to convert channel ANn-1. This procedure is repeated until conversion of channel AN0 is complete. The A/D converter then stops and resets bits ADST and ADBSY. Resetting bit ADST while a conversion is in progress has no effect.

8.3.1.4 AUTO SCAN CONTINUOUS CONVERSION

This mode is selected by setting field ADM in register ADCON to '11b'. The auto scan continuous mode differs from the auto scan mode described in the previous section only in that the converter does not stop after the conversion of channel AN0 is completed. The internal channel number counter is reloaded with the channel number which is specified in register ADCON, and the conversion round is started again. This procedure is repeated until the converter is stopped by software. When bit ADST is reset by software, the converter will continue until the conversion of channel AN0 is complete. It will then stop and reset bit ADBSY.

8.3.2 A/D Converter Interupt Control

At the end of each conversion, interrupt request flag ADCIR in interrupt control register ADCIC is set. This end-of-conversion interrupt request may cause an interrupt to vector ADCINT, or it may trigger a PEC data transfer which stores the conversion result from register ADDAT e.g. into a table in the internal RAM for later evaluation. Note that the number of the converted channel is contained in the four most significant bits in register ADDAT.

When the conversion result has not been read out of register ADDAT at the time the next conversion is complete, the previous result will be overwritten and interrupt request flag ADEIR in register ADEIC will be set. This overrun error interrupt request of the A/D converter may be used to cause an interrupt to vector ADEINT. The interrupt control registers which are associated with the A/D converter are described below. For more details on interrupts refer to chapter 7.

8.4 SERIAL CHANNELS

For serial communication with other microcontrollers, microprocessors, and external peripherals, the ST10x166 has two identical serial interfaces

ADCIC (FF98h / CCh) Interrupt Control Registers Reset Value: 0000h

7	6	5	4	3	2	1	0
ADCIR	ADCIE		IL	VL		GI	LVL

ADEIC (FF9Ah / CDh) Interrupt Control Registers

Reset Value: 0000h

7	6	5	4	3	2	1	0
ADEIR	ADEIE		IL	VL		G	LVL



8 - Peripherals







on-chip, Serial Channel 0 (ASC0) and Serial Channel 1 (ASC1). They support full-duplex asynchronous communication up to 625KBaud and half-duplex synchronous communication up to 2.5MBaud. In the synchronous mode, data are transmitted or received synchronous to a shift clock which is generated by the ST10x166. In the asynchronous mode, 8 or 9-bit data transfer, parity generation, and the number of stop bits can be selected. The reception of data is double-buffered. Parity, framing, and overrun error detection is provided to increase the reliability of data transfers. For multiprocessor communication, a mechanism to distinguish address from data bytes is included, and a loop-back option is available for testing purposes. Each serial channel has separate interrupt vectors for receive, transmit, and error, and each channel has its own dedicated baud rate generator. This is a 13-bit timer with a 13-bit reload register which supports a wide range of baud rates without oscillator tuning.

Figure 8.38 gives an overview of the SFRs and port pins which are associated with the serial channels. Those portions of Port 3 and its direction control register DP3 which are not used for alternate functions by the serial channels are not shaded.

8.4.1 Modes of Operation

The operation of the serial channels ASC0 and ASC1 is controlled by the bit-addressable control registers S0CON and S1CON, which are shown below. They contain control bits for mode and error

S0CON (FFB0h / D8h)

Serial Channel Control Register SOCON

Reset Value: 0000h

15	14	13	12	11	10	9	8
SOR	SOLB	S0BRS	F	२	S0OE	SOFE	S0PE
7	6	5	4	3	2	1	0
S00EN	S0FEN	S0PEN	SOREN	SOSTP		SOM	

S1CON (FFB8h / DCh)

Serial Channel Control Register S1CON Reset Value: 0000h

15	14	13	12	11	10	9	8
S1R	S1LB	S1BRS	F	२	S10E	S1FE	S1PE
7	6	5	4	3	2	1	0
S10EN	S1FEN	S1PEN	S1REN	S1STP		S1M	

b15 = SxR: ASCx Baud Rate Generator Run Bit. The Baud Rate Generator is enabled if SxR = 1.

b14 = **SxLB:** Loop Back Mode Enable Bit. The Loop Back Mode is enabled if SxLB = 1.

b13 = **SxBRS:** Baud Rate Selection Bit. The current baud rate is multiplied by 2/3 if SxBRS=1.

b12 to b11 = \mathbf{R} : Reserved.

b10 = **Sx0E:** Overrun Error Flag. Set by hardware when an overrun error occurs and SxOEN = 1. Must be reset by software.

b9 = **SxFE:** Framing Error Flag. Set by hardware when a framing error occurs and SxFEN = 1; Must be reset by software.

b8 = **SxPE:** Parity Error Flag. Set by hardware when a parity error occurs and SxPEN = 1; Must be reset by software.

- b7 = **SxOEN:** Overrun Check Enable Bit. SxOEN = 0: Overrun Check Disabled SxOEN = 1: Overrun Check Enabled.
- b6 = **SxFEN:** Framing Check Enable Bit. SxFEN = 0: Framing Check Disabled SxFEN = 1: Framing Check Enabled.
- b5 = **SxPEN:** Parity Check Enable Bit. SxPEN = 0: Parity Check Disabled SxPEN = 1: Parity Check Enabled.
- b4 = **SxREN:** Receiver Enable Bit. Used to Initiate Reception. Reset by hardware after a byte in synchronous mode has been received.
- b3 = **SxSTP:** Number of Stop Bits Selection. SxSTP = 0: One Stop Bit SxSTP = 1: Two Stop Bits.
- b2 to b0 = **SxM:** ASCx Mode Control. (see table 8.18).



	SOM/S1M		
(2)	(1)	(0)	Mode
0	0	1	8-bit data, asynchronous operation
0	1	1	7-bit data + parity bit, asynchronous operation
1	0	0	9-bit data, asynchronous operation
1	0	1	8-bit data + wake-up bit, asynchronous operation
1	1	1	8-bit data + parity bit, asynchronous operation
0	0	0	8-bit data, asynchronous operation
х	1	0	(reserved)

Table 8-18. Serial Channel Modes of Operation

check selection, and status flags for error identification.

Serial data transmission or reception is only possible when the Baud Rate Generator Run Bit SOR or S1R for the respective channel is set to '1'. The individual operating mode for each channel is determined by the mode control fields S0M and S1M in registers S0CON and S1CON as shown in Table 8.18. These fields may not be programmed to one of the reserved combinations, otherwise unpredictable results may occur.

A transmission will be performed by writing the data to be transmitted into the associated Transmit Buffer register SOTBUF or S1TBUF. In general, any instruction or PEC data transfer operation which uses these registers as destination will initiate a transmission. Note that S0TBUF and S1TBUF are non bit-addressable WRITE ONLY registers, and that only the number of data bits which is determined by the selected operating mode will actually be transmitted. This means that the bits written to positions 9 through 15 of registers S0TBUF and S1TBUF are always insignifi-

cant. After a transmission has been completed, the transmit buffer registers are cleared to 0000h.

Data reception is enabled by the Receiver Enable Bits SOREN and S1REN, respectively. After reception of a character has been completed, the received data and, if provided by the selected operating mode, the received parity bit can be read from the Receive Buffer registers SORBUF or S1RBUF of the associated serial channel. These registers are non bit addressable READ ONLY registers. Bits in the upper half of SORBUF and S1RBUF which are not significant for the selected operating mode will be read as zeros.

Data reception is double-buffered, so that reception of a second character may already begin before the previously received character has been read out of the receive buffer register. In all modes, receive buffer overrun error detection can be selected through bits SOOEN and S1OEN. When enabled, the overrun error status flag SOOE or S1OE and the error interrupt request flag SOEIR or S1EIR for the respective channel will be set when the receive buffer register has not been read by the time reception of a second character is complete. The





Figure 8-39. Serial Channel Asynchronous Mode Block Diagram

previously received character in the receive buffer is overwritten.

In each of the operating modes provided by the serial channels of the ST10x166, a loop-back option can be selected through bits S0LB or S1LB. This option allows to simultaneously receive the data which are being transmitted by the ST10x166. To increase the range of programmable baud rates for the two serial interfaces, a baud rate selection option can be selected through S0BRS or S1BRS. The current baud rate will be multiplied by 2/3. All operating modes of the serial channels will be described in detail in the following subsections.

8.4.1.1 ASYNCHRONOUS OPERATION

In asynchronous operation, full-duplex communication is supported. The same operating mode and baud rate is used for both transmission and reception. Each serial channel of the ST10x166 has two pins associated with it which are alternate functions of port 3 pins. RXD0/P3.11 and TXD0/P3.10 are used by ASC0 in asynchronous operation as re-



8 - Peripherals

Figure 8-40. 8-Bit Data Frame

Start BitD0 (LSB)D1D2D3D4D5D6D7 (parity)1'st Stop Bit2'nd Stop Bit

Figure 8-41. 9-Bit Data Frame

	D .a								D8		2'nd
Start Bit	D0 (LSB)	D1	D2	D3	D4	D5	D6	D7	(parity- wk-up)	Stop Bit	Stop Bit

ceive data input and transmit data output pins, respectively, while RXD1/P3.9 and TXD1/P3.8 are used by ASC1. Figure 8.39 shows a block diagram of a serial channel in the asynchronous mode of operation.

Information Frames in Asynchronous Operation

Each information frame that can be transmitted or received by the serial channels in asynchronous operation consists of the following elements:

- One start bit
- An 8-bit or 9-bit data frame, selected by bit fields S0M/S1M
- One or two stop bits, selected by bits S0STP/S1STP in control registers S0CON/S1CON

Figure 8.40 shows an information frame with an 8bit data frame. D0 to D6 are data bits. D7 can be configured as the 8th data bit (8-bit data mode) or as the parity bit (7 -bit data +parity bit mode).

Figure 8.41 shows an information frame with a 9bit data frame. D0 to D7 are data bits. D8 can be configured to either be the 9th data bit (9-bit data mode), the parity bit (8-bit data + parity bit mode), or the special wake-up bit used in multiprocessor communication (8-bit data+wake-up bit mode).

Asynchronous Transmission

A transmission is initiated by writing the data to be transmitted into the transmit data buffer register SOTBUF or S1TBUF, respectively. However, a transmission will only be performed if the corresponding baud rate generator run bit SOR= '1' or S1R= '1' at the time the write operation to the transmit buffer occurs. Transmission then starts at the next overflow of the divide-by-16 counter (see figure 8.39). First the start bit will be output on the associated transmit data output pin TXD0 or TXD1, followed by the selected number of data bits, LSB first. In the two modes with parity bit generation, the parity bit will automatically be generated by hardware and inserted at the MSB position of the data frame during transmission.

When one stop bit has been selected for the data frame (S0STP='0' or S1STP='0'), the corresponding transmit interrupt request flag S0TIR or S1TIR will be set after the last bit of the data frame (including the parity or wake-up bit) has been sent out, otherwise it will be set after the first stop bit has been sent out.

When a write operation to the transmit data buffer is performed while a transmission on the respective channel is in progress, the current transmission will be aborted, the associated output pin TXD0 or TXD1 will go high, and a new character frame will be sent with the data written to S0TBUF



or S1TBUF at the next overflow of the divide-by-16 counter. Continuous data transfer can be achieved by using the transmit interrupt request to reload the transmit data buffer in the interrupt service routine or by PEC data transfer.

In order to use pin TXD0/P3.10 or TXD1/P3.8 as transmit data output, the corresponding port data output latch P3.10 or P3.8 must be set to '1', and the pin must be configured as output by setting its direction control bit DP3.10 or DP3.8 to '1'.

Asynchronous Reception

Reception is initiated on channel ASC0 by a detected 1-to-0 transition on pin RXD0 if bit S0R= '1' and S0REN= '1', and on ASC1 by a 1-to-0 transition on RXD1 if S1R= '1' and S1REN= '1'. The receive data input pins RXD0 and RXD1 are sampled at 16 times the rate of the selected baud rate. The 7th, 8th, and 9th sample are examined by the internal bit detectors. The effective bit value is determined by a majority decision in order to avoid erroneous results that may be caused by noise.

If the detected value is not a '0' when the start bit is sampled, the receive circuit is reset and waits for the next 1-to-0 transition at pin RXD0 or RXD1, respectively. If the start bit proves valid, the receive circuit continues sampling and shifts the incoming data frame into the receive shift register.

When the last stop bit has been received, the contents of the receive shift register are transferred to the receive data buffer register. Simultaneously, the receive interrupt request flag SORIR or S1RIR is set after the 9th sample in the first stop bit time slot when one stopbit has been programmed, or in the second stop bit time slot when two stop bits are programmed, regardless whether valid stop bits have been received or not. The receive circuit then waits for the next start bit (1-to-0 transition) at its receive data input pin. Note that in the 8-bit data+wake-up bit mode the data from receive shift register will only be transferred into SOR-BUF/S1RBUF and the receive interrupt request flag will only be set if the 9th data bit received was a '1'.

When the receiver enable bit SOREN or S1REN of a serial channel in asynchronous operation is reset to '0' while a reception is in progress, the current reception will be completed, including generation of the receive interrupt request and, in case of errors, generation of the error interrupt request and setting of the error status flags which are described in the following. Reception then stops for the affected channel, and further start bits at the receive data input pin will be ignored.

In order to use pin RXD0/P3.11 or RXD1/P3.9 as receive data input, the corresponding direction control bit DP3.11 or DP3.9 must be set to '0'.

Hardware Error Detection Capabilities

To improve the safety of asynchronous data exchange, the serial channels of the ST10x166 provide selectable hardware error detection capabilities. For each channel, three error status flags in the channel's control register S0CON or S1CON indicate whether an error has been detected during reception. Upon completion of a reception, the error interrupt request flag S0EIR or S1EIR will be set simultaneously with the receive interrupt request flag S0RIR or S1RIR if one or more of the following conditions are met:

- If the framing error detection enable bit SOFEN or S1FEN is set and any of the expected stop bits is not high, the framing error flag SOFE or S1FE is set indicating that the error interrupt request is due to a framing error.
- If the parity error detection enable bit SOPEN or S1PEN is set in the modes where a parity bit is received, and the parity check on the received data bits proves false, the parity error flag SOPE or S1PE is set indicating that the error interrupt request is due to a parity error.
- If the overrun error detection enable bit SOOEN or S1OEN is set and the last character received was not read out of the receive buffer by software or PEC transfer at the time reception of a new frame is complete, the overrun error flag S0OE or S1OE is set indicating that the error interrupt request is due to an overrun error.

In the following subsections, specific characteristics of the individual operating modes for the asynchronous communication are described in more detail.

8.4.1.1.1 8-Bit Data Mode

This mode is selected by programming the mode selection field SOM or S1M in register SOCON or S1CON to '001b'. The data frame which will be transmitted and/or received consists of 8 data bits. After a reception, the upper byte of the receive buffer register contains zero. The parity checking function upon reception is disabled in this mode.



independent of the state of SOPEN and S1PEN. The overrun and framing checks, however, can be enabled.

8.4.1.1.2 7-Bit Data + Parity Bit Mode

This mode is selected by programming the respective mode selection field SOM or S1M to '011b'. The data frame which will be transmitted and/or received consists of 7 data bits and a parity bit. All error checks may be enabled in this mode.

On transmission, the parity bit is automatically generated by hardware and inserted at the MSB position of the data frame. The parity bit is set to '1' if the modulo 2 sum of the 7 data bits is 1, otherwise it is cleared (even parity).

On reception, the parity on the 7 data bits received is generated by hardware. The result is then compared to the 8th bit received, which is the parity bit. If the comparison proves false, both the parity error flag and the error interrupt request flag for the respective serial channel are set, provided the parity check has been enabled in the serial channel's control register. The actual parity bit received is placed in the 8th bit of the receive data buffer register. The upper byte of the receive buffer register is always zero in this mode.

8.4.1.1.3 9-Bit Data Mode

This mode is selected by programming the respective mode selection field S0M or S1M to '100b'. The data frame which will be transmitted consists of the lower 9 bits of the transmit buffer register.

On reception, all 9 data bits received are transferred from the receive shift register to the receive buffer register, and the remaining 7 bits (9 through 15) of the receive buffer register are cleared to zero. The parity checking function upon reception is disabled in this mode, independent of the state of SOPEN and S1PEN. The overrun and framing checks, however, can be enabled.

8.4.1.1.4 8-Bit Data + Wake-Up Bit Mode

This is a special mode provided to facilitate multiprocessor communication, and it is selected by programming the mode selection field SOM or S1M to '101b'. The data frame which will be transmitted includes the lower 9 bits of the transmit buffer register. The operation in this mode is basically the same as in the 9-bit data mode. However, on reception, if the 9th data bit received is a '0', the received data are not transferred into the receive buffer registers SORBUF/S1RBUF and no receive interrupt request will be generated. A way to use this feature in multiprocessor systems is as follows:

When the master processor wants to transmit a block of data to one of several slaves, it first sends out an address byte which identifies the target slave. An address byte differs from a data byte in that the additional 9th bit is a '1' for an address byte and a '0' for a data byte. Operating in the 8-bit data + wake-up bit mode, no slave will be interrupted by a data 'byte'. An address 'byte', however, will interrupt all slaves, so that each slave can examine the 8 LSBs of the received character and see if it is being addressed. The addressed slave will switch its operating mode to the 9-bit data mode (e.g by clearing bit SxM.0, see table 8.18) and prepare to receive the data bytes that will be coming. The slaves that were not being addressed remain in the 8-bit data + wake-up bit mode, ignoring the incoming data bytes.

8.4.1.1.5 8-Bit Data+Parity Bit Mode

This mode is selected by programming the respective mode selection field SOM or S1M to '111b'. The data frame which will be transmitted and/or received consists of 8 data bits and a parity bit. All error checks may be enabled in this mode.

On transmission, the parity bit (even parity) is automatically generated based on the 8 data bits and inserted at the MSB position of the data frame.

On reception, the parity on the 8 data bits received is generated and the result is compared to the 9th bit received, which is the parity bit. If the compared bits are different, both the parity error flag and the error interrupt request flag are set, provided the parity check has been enabled. The actual parity bit received is placed in the 9th bit of the receive data buffer register, and the remaining 7 bits (9 through 15) of the receive buffer register are cleared to zero.

8.4.1.2 SYNCHRONOUS OPERATION

This operating mode of the serial channels ASC0 and ASC1 allows half-duplex communication and is mainly provided for simple I/O expansion via shift registers. 8 data bits are transmitted or received synchronous to a shift clock generated by the inter-



nal baud rate generator. The shift clock is only active as long as data bits are transmitted or received. Synchronous operation is selected by programming the mode control field S0M or S1M of a serial channel to '000b'. Figure 8.42 shows a block diagram of a serial channel in synchronous mode. In synchronous operation, pin TXD0/P3.10 is used by ASC0 to output the shift clock, while RXD0/P3.11 either serves as transmit data input or receive data output. Channel ASC1 uses pins RXD1/P3.9 and TXD1/P3.8 for these purposes.

8.4.1.2.1 Synchronous Data Transmission





For data transmission, the transmit data buffer register S0TBUF (S1TBUF) is loaded with the byte to be transmitted. If bit S0R = '1' and S0REN = '0' in register S0CON (S1R = '1' and S1REN = '0' in S1CON) at that time, the LSB of the transmit buffer register will appear at pin RXD0 (RXD1) within 4 state times after this write operation has been executed. Subsequently, the contents of the transmit buffer register are shifted out synchronous with the clock at the corresponding shift clock output pin TXD0 (TXD1). After the bit time for the 8th bit, both pins TXD0 and RXD0 (TXD1 and RXD1) will go high, the transmit interrupt request flag S0TIR (S1TIR) is set, and serial data transmission stops.

While a synchronous data transmission is in progress, any write operation to the transmit buffer register of this serial channel will abort the current transmission and start a new transmit process. When the receiver enable bit SOREN or S1REN is set to '1' during a transmission, unpredictable results may occur on the affected channel.

In order to configure TXD0/P3.10 or TXD1/P3.8 as shift clock output, both the corresponding port output bit latch P3.10 or P3.8 and the direction control bit DP3.10 or DP3.8 must be set to 1. Pin RXD0/P3.11 or RXD1/P3.9 is each configured as transmit data output by setting both P3.11 = '1' and DP3.11 = '1', or P3.9 = '1' and DP3.9 = '1', respectively.

8.4.1.2.2 Synchronous Data Reception

Data reception is initiated by setting bit SOREN = '1' (S1REN = '1'). If bit SOR = '1' (S1R = '1'), the data applied at pin RXD0 (RXD1) are clocked into the receive shift register synchronous to the clock which is output at pin TXD0 (TXD1). After the 8th bit has been shifted in, the contents of the receive shift register are transferred to the receive data buffer SORBUF (S1RBUF), the receive interrupt request flag SORIR (S1RIR) is set, the receiver enable bit SOREN (S1REN) is reset, and serial data reception stops. RXD0/P3.11 or RXD1/P3.9 are configured as receive data input by setting DP3.11 = '0' or DP3.9 = '0'.

Once a reception is in progress on a serial channel, resetting its receiver enable bit SOREN or S1REN to '0' by software has no effect. Writing to its transmit buffer register while a reception is in progress has no effect on reception nor will it ever start a transmission. In synchronous operation, the low byte of the receive buffer register represents the received data, while the high byte is always zero after synchronous reception. If a previously received byte has not been read out of the receive buffer register at the time reception of the next byte is complete, both the error interrupt request flag S0EIR or S1EIR and the overrun error status flag S0OE or S1OE will be set, provided the overrun check has been enabled by bit S0OEN or S1OEN.

8.4.1.2.3 Loop-back Mode

For testing purposes, a special loop-back mode is provided which allows testing of each serial channel without using the alternate functions of the port pins associated with this channel. While in loopback mode, instead of receiving data from the RX D0 or RXD1 pin, the data which are transmitted are simultaneously clocked into the receive shift register.

A transmission in loop-back mode is initiated for channel ASC0 by a write operation to S0TBUF when S0LB = '1', S0REN = '1' and S0R = '1', and for ASC1 by writing to S1TBUF with S1LB = '1', S1REN = '1' and S1R = '1'. This feature is available for all operating modes (asynchronous and synchronous) of the serial channels.

8.4.2 Baud Rates

Each of the serial channels of the ST10x166 has its own dedicated 13-bit baud rate generator with 13bit reload capability, allowing independent baud rate selection for each channel.

Both baud rate generators are 13-bit timers clocked with the internal system clock divided by 2 (10MHz at 40MHz oscillator frequency). The timers are counting downwards and can be started or stopped through the Baud Rate Generator Run Bits SOR or S1R in register SOCON or S1CON. Each underflow of a timer provides one clock pulse to a serial channel. The timers are reloaded with the value stored in their 13-bit reload register each time they underflow. The baud rate selection bits S0BRS and S1BRS allow the increase of the baud rate by a coefficient of 2/3.



Thus, the baud rate of a serial channel is determined by the oscillator frequency, the Baud Rate Selection Bit, the reload value, and the mode (asynchronous or synchronous) of the serial channel.

Registers S0BG and S1BG are the dual-function Baud Rate Generator/Reload registers. Reading S0BG or S1BG returns the contents of the timer, while writing to S0BG or S1BG always updates the reload register. When writing to S0BG or S1BG (i.e., to the reload registers), the 3 upper bits 13 through 15 are insignificant, while reading S0BG or S1BG (i.e., the timer registers) always returns zero in bits 13 through 15.

An auto-reload of the timer with the contents of the reload register is performed each time S0BG or S1BG is written to. However, if S0R = '0' or S1R = '0' at the time the write operation to S0BG or S1BG is performed, the timer will not be reloaded until the first instruction cycle after S0R = '1' or S1R = '1'.

8.4.2.1 ASYNCHRONOUS MODE BAUD RATES

In asynchronous operation, the baud rate generators provide a clock with 16 times the rate of the established baud rate. The reason for this is that on reception every bit frame is sampled 16 times. Thus, the baud rates Basync0 and Basync1 for the

serial channels ASC0 and ASC1 in asynchronous operation are determined by the following formulas:

$$Basync0 = \frac{f_{OSC}}{64 \times (+ 1)}$$

$$Basync1 = \frac{f_{OSC}}{64 \times (\langle S1BRL \rangle + 1)}$$

When SxBRS = '1', these formulas are:

$$Basync0 = \frac{2}{3} \frac{f_{OSC}}{64 \times (+ 1)}$$

$$Basync1 = \frac{2}{3} \quad \frac{f_{OSC}}{64 \times (+ 1)}$$

<S0BRL> and <S1BRL> represent the contents of the reload registers, taken as unsigned 13-bit integers.

Table 8.19 lists various commonly used baud rates together with the required reload value. The maxi-

Baud Rate		f _{osc}	Reload Value
625	KBaud	40 MHz	0000h
19.2	KBaud	39.3216 MHz	001Fh

Table 8-19. Asynchronous Modes Baud Rates (Baud Rate SxBRS=0)

Baud Rate		f _{osc}	Reload Value
625	KBaud	40 MHz	0000h
19.2	KBaud	39.3216 MHz	001Fh
9600	Baud	39.3216 MHz	003Fh
4800	Baud	39.3216 MHz	007Fh
2400	Baud	39.3216 MHz	00FFh
1200	Baud	39.3216 MHz	01FFh
600	Baud	39.3216 MHz	03FFh
75	Baud	39.3216 MHz	1FFFh



Serial	Chanr	nel Inte	errupt (Contro	ol Regi	sters		mum baud rate th
Reset	Value	: 0000	h					chronous modes v
S0TIC	; (FF60	Ch / B6	Sh)					
7	6	5	4	3	2	1	0	In the synchronoi
S0TIR	SOTIE		IL	٧L		G	LVL	ators provide 4 tir
SORIC	; (FF6)	Eh/B	7h)					rate. Therefore, t the baud rate time The maximum ba synchronous oper
7	` 6	5	, 4	3	2	1	0	lator is 2.5 MBa
SORIR	SORIE		IL	VL		G	LVL	chronous operatio
								Basync0 =
SOEIC	; (FF70)h / B8	Bh)					, 16 × (<
7	6	5	, 4	3	2	1	0	
S0EIR	SOEIE		IL	VL		G	LVL	Basync1 = $\frac{16 \times (10)}{16 \times (10)}$
						1		10 × (<
								When SxBRS = '1
S1TIC	; (FF72	2h / B9)h)					2
7	6	5	4	3	2	1	0	Basync0 = $\frac{2}{3}$ $\frac{16}{16}$
S1TIR	S1TIE		IL	VL		G	LVL	
S1RIC) (FF74	4h / BA	۹h)					
7	6	5	4	3	2	1	0	
S1RIR	S1RIE		IĽ	VL		G	LVL	
S1EIC	;(FF76	Sh / BE	3h)					
7	6	5	4	3	2	1	0	
S1EIR	S1EIE		IL	VL		G	LVL	
-								

at can be achieved for the asynwhen using a 40MHz oscillator is

NOUS MODE BAUD RATES

us mode, the baud rate genermes the rate of the desired baud the underflow rate coming from ers is additionally divided by four. aud rate that can be achieved in ration when using a 40MHz oscil-aud. Generally, the baud rates c1 for the serial channels in synon are determined as follows:

$$Basync0 = \frac{f_{OSC}}{16 \times (+ 1)}$$

$$Basync1 = \frac{f_{OSC}}{16 \times (+ 1)}$$

', these formulas are:

$$Basync0 = \frac{2}{3} \frac{f_{OSC}}{16 \times (+ 1)}$$

 $Basync1 = \frac{2}{3} \frac{f_{OSC}}{16 \times (<S1BRL> + 1)}$

8.4.3 Serial Channels Interrupt Control

Three bit addressable interrupt control registers are provided for each serial channel. Registers SOTIC and S1TIC control the transmit interrupt, registers S0RIC and S1RIC control the receive interrupt, and registers S0EIC and S1EIC control the error interrupt of serial channel ASC0 and ASC1, respectively. Each interrupt source also has its own dedicated interrupt vector. S0TINT is the transmit interrupt vector, SORINT is the receive interrupt vector, and SOEINT is the error interrupt vector for channel ASC0, while S1TINT, S1RINT, and S1EINT are the corresponding interrupt vectors for ASC1.

The cause of an error interrupt request (framing, parity, overrun error) can be identified by the error status flags in control registers S0CON and S1CON. Note that, unlike the error interrupt request flags S0EIR or S1EIR, the error status flags S0FE/S0PE/S0OE or S1FE/S1PE/S1OE are not reset automatically upon entry into the error inter-



Figure 8-43. Watchdog Timer Block Diagram

Figure 8-44. SFRs and Reset Indication Pin Associated with the Watchdog Timer





rupt service routine, but must be cleared by software.

The organization of the interrupt control registers associated with the serial channels is shown here. For more details on interrupts refer to chapter 7.

8.5 WATCHDOG TIMER (WDT)

To allow recovery from software or hardware failure, a Watchdog Timer has been provided in the ST10x166. If the software fails to service this timer before an overflow occurs, an internal hardware reset will be initiated. This internal reset will also pull the RSTOUT pin low (see chapter 11). When the software has been designed to service the Watchdog Timer before it overflows, the Watchdog Timer times out if the program does not progress properly. The Watchdog Timer will also time out if a software error was due to hardware related failures. This prevents the controller from malfunctioning for longer than a user-specified time.

The Watchdog Timer is a 16-bit up counter which can be clocked with either the oscillator frequency (fosc) divided by 4 or with fosc /256. The upper 8 bits of the Watchdog Timer can be preset to a userprogrammable value in order to vary the watchdog time. Figure 8.43 shows a block diagram of the Watchdog Timer, while Figure 8.44 shows the SFRs and the reset indication pin RSTOUT which are associated with the Watchdog Timer.

Watchdog Operation

The current count value of the Watchdog Timer is contained in the Watchdog Timer Register WDT, which is a non-bit-addressable READ-ONLY regis-

ter. The operation of the Watchdog Timer is controlled by the bit-addressable Watchdog Timer Control Register WDTCON shown hereafter.

After any software-, external hardware-, or Watchdog Timer reset, the Watchdog Timer is enabled and starts counting up from 0000h with the frequency fosc/4. The Watchdog Timer can be disabled via the instruction DISWDT (Disable Watchdog Timer). Instruction DISWDT is a protected 32-bit instruction which will ONLY be executed during the time between a reset and execution of either the EINIT (End of Initialization) or the SRVWDT (Service Watchdog Timer) instruction. Either one of these instructions disables the execution of DISWDT.

When the Watchdog Timer is not disabled via instruction DISWDT, it will continue counting up, even during Idle Mode. If it is not serviced via the instruction SRVWDT by the time the count reaches FFFFh, the Watchdog Timer will overflow and cause an internal reset. This reset will pull the external reset indication pin RSTOUT low. It differs from a software or external hardware reset in that bit WDTR (Watchdog Timer Reset Indication flag) of register WDTCON will be set. A hardware reset or the SRVWDT instruction will clear this bit. Bit WDTR can then be examined by software in order to determine the cause of the reset.

To prevent the Watchdog Timer from overflowing, it must be serviced periodically by the user software. The Watchdog Timer is serviced with the instruction SRVWDT, which is a protected 32-bit instruction. Servicing the Watchdog Timer clears the low byte and reloads the high byte of the



Table 8-20. Watchdog Time Ranges

WDTREL	Prescaler for fosc		
	4 (WDTIN = 0)	256 (WDTIN = 1)	
FFh	25.6µs	1.6ms	
00h	6.55ms	419ms	

WDTCON (FFAEh / D7h)

Watchdog Timer Control Register

Reset Value: 0000h

15	14	13	12	11	10	9	8
			WDT	REL			
7	6	5	4	3	2	1	0
	R				WDTR	WDTIN	

b15 to b8 = **WDTREL:** Reload Value for the high byte of the Watchog Timer.

b7 to b2 = R: Reserved.

- b1 = **WDTR:** Watchdog Timer Reset. Indication flag, Read only bit, this bit is set by watchdog overflow. It is cleared by hardware reset or by the SRVWDT instruction.
- b0 = **WDTIN:** Watchdog Timer Input Frequency Selection.

WDTIN = 0: $f_{osc}/4$ WDTIN = 1: $f_{osc}/256$.



NOTES:



CHAPTER 9

EXTERNAL BUS INTERFACE

9. EXTERNAL BUS INTERFACE

The ST10x166 has been architected to placed in a number of different applications and systemmultplexed exernal address/data bus. As long as designs. In order to meet the needs of designs memory segmentation is not disabled, Port 4 is adwhere more memory is required than pisovided on the chip, a number of external bus configurationcant bits of the required 18-bit addresses. modes are supported. These are listed below:

SGS-THOMSON

MICROELECTRONICS

Sinale Chip Mode

ing this mode during reset implies that programorganizedexternal memory. However, two sepaory. No external memory can be accessed as long address bits and the data word. Thus, addresses as the ST10x166 is in this mode. However, the sin- and data do not have to be time-multiplexed. For gle chip mode can be left to enter any of the ing external bus configuration modes by simplyternal data bus and Port 1 is used as an interface to reprogramming the System Configuration (SY- the external address bus. As long as memory seg-SCON) register.

16/18-Bit Address, 8-Bit Data, Multiplexed Bus

This mode is provided for accesses to a byte-organized external memory. The eight least significant bits of the address and the data byte are time-multiplexed on the lower portion of the wordwide external bus. For this mode, Port 0 is used as ganized external memory. However, two separate interface to the multiplexed external address/data bus. As long as memory segmentation is not dis-the address and the data byte. For this mode, Port abled, Port 4 is additionally used as an output for 0 is used as an interface to the 8-bit external data the two most significant bits of the required 18-bitbus and Port 1 is used as an interface to the 16-bit addresses.

16/18-Bit Address, 16-Bit Data, Multiplexed Bus

This mode is provided for accesses to a word-or- of the required 18-bit address. ganized external memory. The sixteen least significant address bits and the data word are

For this mode, Port 0 is used as interface to the ditionally used as an output for the two most signifi-

16/18-Bit Address, 16-Bit Data, Non-Multiplexed Bus

No external bus is configured in this mode. Select-This mode is also provided for accesses to a word execution starts from the internal program mem-rate buses are used for the sixteen least significant this mode. Port 0 is used as an interface to the ex-

mentation is not disabled. Port 4 is additally used as an output for the two most significant bits of the required 18-bit addresses.

16/18-Bit Address, 8-Bit Data, Non-Multiplexed Bus

This mode is provided for accesses to a byte-orbuses are used for the eight least significant bits of

external address bus. No time-mightexingand no additionaladdress latch is required in this bus mode. If segmentation is enabled, Port 4 is additionally used to output the two most significant bits

Basically, the ST10x166 supports an 18-bit adtime-multiplexed on the word-wide external bus. dress space. The 16-bit address mode refers to the case of segmentation being disabled.

Regardless of which external bus mode is se-	9.1 EXTERNAL BUS CONFIGURATION
lected, accesses to addresses from '0FA00h'	DURING RESET
through '0FFFFh' are performed internally. In case)
of initializinghe ST10166 to the singlechip mode,	Any of the initial external bus configuration modes
internal ROM accesses become basicadiyabled,	is selected by means of three External Bus Con-
and thus accesses to addresses from 00000h'	figuration pins (EBC0, EBC1 an B USACT). For
through '07FFFh' are performed internally, too.	. this, the input values on these dedicated pins are
Otherwise, any access to addresses within the first	t sampled during reset and copied into the BTYP bit
32Kbytes would be performed externally. In any	field and the BUSACT bit of the SYSCON register
case, accesses to addresses from08000h'	as follows:
through '0F9FFh', or in any segment other than	SYSCON.7 = EBC1
zero, would be tried to be made externally. Note,	
however, that external memory locations higher	r = E B C U
than '0FFFFh' cannot be accessed if the non-seg-	SYSCON.10 = BUSACT
mented memory mode or the single chip mode is	Table 9.1 shows the association between the initial
selected. This alsapplies to the ST10F166 device	BUSACT, EBC0 and EBC1 input pin values, the
and its Flash memory. For more details about the	corresponding external bus configuration modes
S110x166's memory organization see chapter 3.	and the ports used as interface to the external ad-
	dress and/or data bus(es):

BUSACT	EBC1	EBCO	External Rue Configuration		Ports used for	
DOSACI	LDCT			A17, A16	A15A0	D15D0
1	0	0	Single Chip Mode No External Bus	-	-	-
1	0	1	Reserved No External Bus	-	-	-
1	1	0	Reserved No External Bus	-	-	-
1	1	1	Reserved No External Bus	-	-	-
0	0	0	18-Bit Address/8-Bit Data Non-Multiplexed No Internal ROM	P4	P1	P0(low)
0	0	1	18-Bit Address/8-Bit Data Time-Multiplexed No Internal ROM	P4	P0	P0(low)
0	1	0	18-Bit Address/16-Bit Data Time-multiplexed No Internal ROM	P4	P0	P0
0	1	1	18-Bit Address/16-Bit Data Non-Multiplexed No Internal ROM	P4	P1	P0

Table 3-1. Itiliai external bus confiduration dufing rese	Table 9-1	. Initial External Bus	Configuration	During Rese
---	-----------	------------------------	---------------	-------------



As just mentioned, the BUSACT bit and the BTYP SGTDIS bit in the SYSCON register is set to '1'. If field in the SYSCON register are initialized during one of the two 16-bit Data Bus modes is selected reset. This selected configuration can be modified during reset, the function of the Byte Highable during initalization, but after the EINIT instruction, pin (BHE) becomes alsoenabled and stays en-only the external bus configuration can be modified abled until the BYTDIS bit in the SYSCON register at any time. Any changes of the configuration is set to '1'. This ensures that the External Bus which affect the on-chip ROM or Flash Memory Controller can properly access the initialization can only bemade until the endof the initialization instruction (e.g. the mapping of the ROM to seg- characteristics are controlled via the SYSCON regment 1, the ROMdisabled).

Table 9.2 shows all theossibilit of configuration.

If the ST10x166 is initialized to an external bus of the external bus timing parameters areialized configuration mode other than the single chipin a way that even very slow external memories mode, Port 4 pins are used as an output for the can be accessed properly. For more details on the most significant address pins (A17 and A16). This programmable external bus timing parameters see alternate function of Port 4 stavenabled unit the

code in any case. Many of the external bus transfer ister in addition. Software programming of the SY-SCON register allows the user to vary particular timing parameters in a wide range. During reset, all section 9.7

BUSACT	BTYP	Reset	During Init A	fter Init
0	00	ROM enable Segment 0 No ext. Bus	ROM enable Segment 0	No action
0	01	(reserved)	ROM enable Segment 1	No action
0	10	(reserved)	Disable ROM	No action
0	11	(reserved)	Disable ext. Bus	No action
1	00	8-Bit Non-Mux No ROM	8-Bit Non-Mux	8-But Non-Mux
1	01	8-Bit-Mux No ROM	8-Bit Mux	8-Bit Mux
1	10	16-Bit-Mux No ROM	16-Bit-Mux	16-Bit-Mux
1	11	16-Bit Non-Mux No ROM	16-Bit Non-Mux	16-Bit-Non-Mux

Table 9-2, Action/Function Selected At:



9.2 SINGLE CHIP MODE

BUSACT bit in the SYSCON register (see section 5.3.1.1). In this case, an external memory can The single chip mode must be selected whenever be accessed and the entire on chip memory reprogram execution shall start from the on-chip pro-mains accessible.

external memory shall be connected to the

ST10x166. As shown in figure 9.2, Port 1 is used

as a word address output while the lower half of

gram memory. If this mode has been selected once during reset, internal accesses stglobally enabled. During reset, the Instruction Pointer (IP) 9.3 16/18-BIT ADDRESS, 8-BIT DATA, and the Code Segment Pointer (CSP) registers are NON-MULTIPLEXED BUS both cleared, and thus program execution begins This external bus mode must be selected if a byte

at the internal ROM locatio00000h. As shown in figure 9.1, Port 0, Port 1 and Port 4

(A17 and A16) can be used as general purpose I/O registers.

Port 0 is used as separated byte data output. Since Note that any intended access to a location within two independent buses are used, no time multiplexing and nadditionabddress latch isequired the external memory sace will caue a hardware trap to occur if the controller is in the single chipin this case. As long as memory segmentation is not disabled, Port 4 is dditionally used as an outmode.

For applications where the on-chip program mem- put for the two most significant bits of **the**uired ory is not sufficient, the single chip mode can be 18-bit address. The upper half of Port 0 can not be left by simply modifying the BTYP bit field and the used for general purpose I/O.

Figure 9-1. Single Chip Mode



Figure 9-2. 16/18 Bit Address, 8-Bit Data, Non-Multiplexed Bus





9.4 16/18-BIT ADDRESS, 8-BIT DATA, MULTIPLEXED BUS

This external bus mode must be selected if a bytewide external memory shall be connected to the dresses and adjusts incoming bytes into words, or ST10x166.

As shown in the figure 9.3, the lower address byte is accessed first, then the high byte access is perand the data byte are time-multiplexed on the formed. lower portion of the ord-wide external bus. Therefore, an external byte-wide address latch is required for the eight least significant address bits the operation of the processor to slow down. In An Address Latch Eable (ALE) signal is generated by the on-chip External Bus Controller (EBC) memory access modes. However, there is a cost to signify a valid address beingailable on Port 0. As long as memory segmentation is not disabled, can be used.

dresses. Port 1 can be used for general purpose I/O functions.

Whenever a word is to be accessed externally in this mode, the EBC generates two consecutive adoutgoing words into bytes. The low byte of a word

The process of transferring two bytes sequentially over the external bus for any word access, causes fact, this mode is not as fast as the other external advantage since inexpensive byte-wide memories

Port 4 isadditionally used as an output for the two most significant bits of the required 18-bit ad- A detailed application example for this external bus configuration mode is shownappendix'C'.



Figure 9-3. 16/18-Bit Address, 8-Bit Data, Multiplexed Bus

9.5 16/18-BIT ADDRESS, 16-BIT DATA, MULTIPLEXED BUS

This external bus mode can be selected if a word- This advantage, however, is not totally utilized wide external memory is connected to the since addresses and data are time multiplexed on ST10x166.

As shown in the figure 9.4, Port 0 is used as a word-wide output for both the address and data This external bus configuration mode can also be which are time-mltiplexedon the word-wideexternal bus. Therefore, an external word wide ad- implemented by two separate 8-bit-wide memodress latch is required. The least significant ries. These two memories can be accessed both address bit A0 is normally not significant when ac-wordwise, coupled together as onword-wide cessing worderganized memories. An Address Latch Enable(ALE) signal is generated by the on-

performance. It is faster than the 8-bit data bus mode because a memory does not need to be accessed twice in order to fetch a word-wide value. the external bus. This time midtexingreduces the overall possible and width of the bus.

selected if the wort-organized external memory is memory, and individually as two independent byte memories.

chip External Bus Controller (EBC) to signify a For the case where the two byte-wide memories valid address beingvailableon Port 0. As long as memory segmentation is not disabled, Port 4 is ad-ditionally sed as an output for the two most signifi-cant bits of the required 18-bit addresses. Port 1 memories are also to be accessed as indeare to be accessed only wordwise, the addressing cant bits of the required to bit addresses, i of the memories are also to be accessed as inde-can be used for general purpose I/O functions. pendentlysuitable byte wide memories, the Exter-Compared with the other external bus configura-tion modes, the 16/18-bit Address, 16 bit Data, the function of the Byte High Enable pin as de-Multiplexed Bus mode provides a middle level of scribed in the filowing.

Figure 9-4. 16/18-Bit Address, 16-Bit Data, Bus Multiplexed Bus (Word-Wide Memories)





Firstly, the Byte Disable bit (BYTDIS) in the SY- and the A0 address output pin must be connected SCON register must contain a '0' (this is the default to the chip select input of the memory at the low after system reset), and secondly a 16-bit Data byte location, as shown in figure 9.5. Bus mode must have been configured. If these Detailed application examples for the just menpresuppostions are fulfilled, the Byte High able

(BHE) function which is an alternate active low output function of Port 3 Pin 12 (P3.12) becomes enabled, and will be implicitly used by the External

Bus Controller (EBC) whenever an external mem- Table 9-3. Word or Byte Access to Two ory access is performed.

Table 9.3 shows whic **BHE** output is generated by the EBC dependent on the least significant address bit (A0) and the type of access desired for the two coupled external byte memories.

Note that the EBC places any byte value to be written to the external memory on both the upper byte portion and the lower byte portion of the 16-bit external data bus. However, the byte will only be stored in that byte memory which is specified by A0 and BHE.

To be correctly used as just described, tBelE output pin must be connected to the chip select input (CS) of the memory at the high byte location,

tioned external bus and memory configurations are shown imappendix 'C'.

Coupled Byte-Wide Memories

BHE	A0	Type of Access
0	0	Both byte memories are accessed together for word transfers
0	1	Only the high byte memory is accessed for byte transfers
1	0	Only the low byte memory is accessed for byte transfers
1	1	Not used





9.6 16/18-BIT ADDRESS, 16-BIT DATA, NON-MULTIPLEXED BUS

This external bus mode can be selected if the ST10x166 is to be used incollaboraton with a word-wide external memory.

wide address output and Port 0 is used as sepa- memories can be accessed both wordwise, courated word-wide data output. The least significant pled together as one word-wide memory, and indiaddress bit A0 is normally not used when access-vidually as twondependenbyte memories. ing word-organized memories. Since two inde- For the case where the two memories are acpendent buses are used, no time-miplexingand no additionaladdress latch is required in this case. As long as memory segmentation is not disabled, one 16-bit wide memory was used. For the case most significant bits of the required 18-bit addresses.

Compared with the other external bus configura-function of the Byte Highrable pin BHE) as detion modes, the 16/18-bit Address, 16 bit Data, scribed in the previous section 9.5. Non-MultiplexedBus mode provides the highest because it does not have to access the memory shown inappendixC'.

twice in order to fetch a word-wide value, and it also saves theadditionatime delay caused by address and data mulplexing.

As shown in figure 9.7, this external bus configuration mode can also be selected if the word-organized external memory is implemented by two As shown in figure 9.6, Port 1 is used as a word- separate 8-bit wide memory devices. These two

> cessed coupled together as one word-wide memory, the addressing scheme is the same as if only pendently suitable byte-wide memories, the Exter-

nal Bus Controller EBC must been abled to use the

Detailed applicationexamples for the just menlevel of performance. It is faster than other modes tioned external bus and memory configuration are



Figure 9-6. 16/18-Bit Address, 16-Bit Data, Non-Multiplexed Bus (Word-Wide Memories)





Figure 9-7. 16/18-Bit Address, 16-Bit Data, Non-Multiplexed Bus (Word-Wide Memories)

9.7 EXTERNAL BUS TRANSFER **CHARACTERISTICS**

With regard to timing characteristics, there are ba- triggers an external latch to capture the address. sically two types of external buses which can be After a period of time during which the address configured. These are multiplexed and non-multi-must have been latched externally, the address is plexed buses. Transfer characteristics for these removed from the bus. Note that in the 16/18-bit two types are described in detail in the following. Address, 8-bit Data, Multiplexed bus mode, only

9.7.1 Multiplexed Bus Transfer Characteristics

ternal Bus' is time-shared between addresses and the entire memory access cycle. Note also that data. Figure 9.8 shows the timing sequence of a Port 4 is never time-multiplexed and continues to memory read and memory write access via a mul- output the two most significant (segment) address tiplexed bus.

A memory access is initiated by the controller by placing an address on the bus and thgenerating the Address Latch Enable signal (ALE). This signal

the lower eight bits of Port 0 are multiplexed on the external bus between address output and data input/output, while the upper eight bits of Port 0 con-In both Multiplexed Bus modes, the resource 'Ex- tinue to output address bits A15 to A8oughout bits A17 and A16.



9 - External Bus Interface



Figure 9-8. Multiplexed External Bu s Accesses

9.7.1.1 MULTIPLEXED BUS MEMORY READS

At the same time when the address is removed from the bus which is then tri-stated again, the ac-memory to store the data from the bus onto the adtive low memory read signaRD) is applied to the memory. Thisenables the memory to drive data onto the bus. After a period of time which is determined by the access time of the memory, data become valid on the bus.

Then, the controller latches the valid data from the bus and removes its memory read signal. This causes the memory to remove its data from the 9.7.2 Non-Multiplexed Bus Transfer bus which is then tri-stated again.

9.7.1.2 MULTIPLEXED BUS MEMORY WRITES

After the address has been stored externally and removed from the bus again, data are diven onto

the bus and the active low memory write signal (WR) is applied to the memory. This enables the dressed location. After a period of time which is determined by the access time of the memory, the data become valid in the addressed memory location. Then, the controller removes its memory write signal. The data remain valid on the bus until the next memory access cycle is started.

Characteristics

In the Non-Multiplexed Bus mode, there are separate buses for both the address and the data. Figure 9.9 shows the timing sequence of a memory read and memory write access via a non-multiplexed bus.





Figure 9-9. Non-Multiplexed External Bu s Access

9.7.2.1 NON-MULTIPLEXED BUS MEMORY READS

9.7.2.2 NON-MULTIPLEXED BUS MEMORY WRITES

A memory read access is initiated by the controller A memory write access is initiated by the controller by placing an address on the address bus. This ad- by placing an address on the address bus. This address stays valid on the bus until the next memory dress stays valid on the bus until the next memory access cycle is started. After a fixed period of time, access cycle is started. After a fixed period of time, the active low memory read signation is applied the controller drives its data onto the data bus and to the memory. This enables the memory to drive applies the active low memory write sign 🕊 🕄 data onto the data bus. After a period of time which the memory. This enables the memory to store the is determined by the access time of the memory, data from the data bus onto the addressed locadata become valid on the data bus. Then, the con-tion. After a period of time which is determined by troller latches the valid data from the data bus and the access time of the memory, the data become removes its memory read signal. This causes the valid in the addressed memory location. Then, the memory to remove its data from the data bus which controller removes its memory write signal and is then tri-stated again. Simalteouslywith the reputs the address for the next memory access on moval of the RD signal, the controller puts the ad- the address bus if a subsequent external memory dress for the next memory access on the address access is required. The data remain valid on the bus if a subsequent external memory access is re- data bus until the next memory access cycle is quired. started.



9.8 USER SELECTABLE BUS CHARACTERISTICS

Important timing characteristics of the external busexternal memory accesses by introducing wait interface, including the Memory Cycle Time, the Memory Tri-State Time, the Read/Write Delay Time and the Address Latch Enable length have shows when Memory Cycle Time wait states are been made user programmable to allow adapting a introduced during the memory access. wide range of different external bus and memory The ST10x166 allows the user to program Memory configurations with different types of memories. Cycle Time wait states in increments of half a ma-Note that internal memory access time are not extended by external waitstates.

Examples, tables and formulas showing the calcu- be configured via software by modifying the MCTC lation of the user selectable bus characteristics canfield of the SYSCON register, as shown in table be found in the ppendix, section 'C'.

9.8.1 Programmable Memory Cycle Time

The ST10x166 allows the user to adjust the controller's Memory Access Cycle Time to the Memory Cycle Time of the external memory being used. The Memory Cycle Time is the totainte required to perform a memory access. It represents the pe-

riod of time from the moment when the controller

If an external memory is too slow, the controller must slow down in order to allow the memory to keep pace. The ST10x166 can be slowed down for

states during the access. During these Memory Cycle Time wait states, the CPU is idle. Figure 9.11

chine cycle within a range from 0 to 15 (default after reset). The Memory Cycle Time wait states can

9.4. One Memory Cycle Time Wait State requires half a machine cycle (50ns absc = 40MHz).

By means of the Memory Cycle Time Wait States, the Memory Cycle Time can be varied as follows:

MultiplexedBus Modes:

150ns - 900ns (at 6sc = 40MHz)

Non-Multiplexed Bus Mode:

100ns - 850ns (at 6sc = 40MHz)

puts an address on the bus for the first time until These programmable Memory Cycle Time wait the next external memory access can be started at states can be specified for all of the external bus the earliest. As shown in figure 9.10, the Memory configuration modes. Cycle Time determines how fast the memory can

be accessed in general.

9.8.2 Programmable Memory Tri-State Time

	MC	Number of	Additional Delay		
Bit 3	Bit 2	Bit 1	Bit 0	Wait States	(at f _{osc} = 40MHz) [ns]
0	0	0	0	15	750
0	0	0	1	14	700
0	0	1	0	13	650
0	0	1	1	12	600
0	1	0	0	11	550
0	1	0	1	10	500
0	1	1	0	9	450
0	1	1	1	8	400
1	0	0	0	7	350
1	0	0	1	6	300
1	0	1	0	5	250
1	0	1	1	4	200
1	1	0	0	3	150
1	1	0	1	2	100
1	1	1	0	1	50
1	1	1	1	0	0

Table 9-4. MCTC Encoding of the Memory Cycle Time Wait States





Figure 9-10. Memory Cycle Time







The ST10x166 allows the user to adjust the time The ST10x166 allows the user to program 0 or 1 between twosubsequentmemory accesses to account for the Tri-State Time of the external memory state by means of the MTTC bit in the SYSCON being used. The Tri-State time is the timequired by the memory to release the bus once the mem- State Time Wait State requires half a machine cyory read RD) signal has been deasserted. As shown in figure 9.12, the Memory Tri-State Time determines how quickly one memory access can Table 9-5. Encoding of the Memory Tri-State follow another.

If an external memory is too slow in releasing the bus after a memory read access, the controller must wait for putting the next address on the bus until the bus is tri-stated again. Therefore, an additional Memory Tri-State Time wait state must be introduced before the next memory access. The CPU is not idle during a Memory Tri-State Time wait state. Thus, CPU operations will only be slowed down if asubsequentexternal instruction or data feth operation is required duringe next instruction cycle. Figure 9.13 shows when a Memory Tri-State Time wait state is introduced during added for both multiplexed external bus configurathe external memory accesses.

(default after reset) Memory Tri-State Time wait register as shown in table 9.5. One Memory Tricle (50ns at $\delta_{SC} = 40MHz$).

Time Wait State

MTTC	Wait States
0	Introduce One Wait State
1	Introduce No Wait States

These programmable Memory Tri-State Time wait states can be specified for all of the external bus configuration modes. Note, however, that one implicit Memory Tri-State wait state is automatically tion modes.




Figure 9-12. Memory Tri-State Time





SGS-THOMSON MICROELECTRONICS

9.8.3 Read/Write Signal Delay

The ST10x166 allows the user to adjust the timing of the data read and write output signals to account Delays by means of the RWDC bit in the SYSCON for timing requirements of externeedripheralsAs shown in figur 9.14, the Read/Write Delay represents the period of time between the falling edge of (25ns at 6sc = 40MHz). the Address Latch Enable (ALE) signal and the falling edge of the read (D) or write (WR) signal. If no additionalRead/Write Delay is programmed, the falling edges of the ALEWR and RD signals are coincident. With the delay programmed, the falling edge of the ALE signal leads the falling edges of the RD or WR signal by a quarter of a machine cycle. An additional Read/Write Delay does not extend the Memory Cycle Time, and thus it does not slow down the controller in general.

The ST10x166 allows the user to disable emable (default after reset) Memory Read/Writeighal register as shown in table 9.6. One Read/Write Signal Delay requires a quarter of a machine cycle

Table 9-6. RWDC Encoding of The Read/Write Signal Delay

RWDC	ALE-RD/WR Delays			
0	Enabled			
1	Disabled			

These programmable Read/Write Signal Delays can be specified for all of the external bus configuration modes.



Figure 9-14. Memory Read/Write Signal Delay

9.8.4 ALE signal delay

The ST10x166 allows the user to adjust the Ad- must be lengthened. This feature is provided by dress Latch Enable signal to account for the ad- the ST10x166 with the ALECTL1 bit of BUSCON1 dress setup and hold time of the external register.

components being used. The Address Latch En- When ALECTL1 is set to "1", any access within the able signal is required to trigger an external latch address range defined by the ADDRSEL1 register, which captures the address. Then after a period of is lengthened by one ΔL (T_{CL}= 25ns at 20MHz time, during which the address has been latched, CPU clock), and the address hold time after ALE is the address is removed from the **SU**x166'sbus.

If the external component need a longer address Figure 9.15 illustrates the bus cycle timing when setup and hold times, the ST10x166's ALE pulse ALECTL1 is set.



Figure 9-15. Timing With ALE Lengthening (Multiplexed Bus)



9.8.5 Switching between the Bus Modes.

an 8-bit data bus to a 16-bit data bus and vice With the features of the ST10x166, the different bus modes and the BUSCON1 register, it is possi- versa, and to switch between a untiplexed and ble to switch the bus characteristics 'on-the-fly' non-multiplexed bus. There exists one condition, One can change the number of wait states, switch however, which presents a special case. When from a multiplexed bus to a non-multiplexed bus or switching from a non-multiplexed bus to a multivice versa, or can use the READY function in a cer- plexed bus, an extra hold state is required due to tain address range while operating without READY timing constraints. In addition, Port 1, which is used for the address bus, continues to output the in theremaining address range. This can either be address, although the address will also appear at done by using the SYSCON and BUSCON1 registers with different parameters in certain address Port 0, time multiplexed with the data. This has the ranges, or by reprogramming the SYSCON or advantage, that the chip select logic, which is tied BUSCON1 register prior to an access which to the address bus, does not have to either be should be performed with different bus charac-switched from Port 1 to Port 0 or vice versa. Figure teristics. However, it is not recommended or very 9.16 shows a timing diagram for switching from a useful to modify the SYSCON or BUSCON1 regis- non-multiplexed bus to a multiplexed bus. ter which is currently being used for instructionNote: As long as any SYSCON or BUSCON1 sefetches, since pipeline effects can make it very dif-lects a non-multiplexed bus, Port 1 is dedicated for ficult to determine which of the lowin accesses the address bus function and can not be used as will be made with the new configuration. Thus, it is general purpose I/O port. In order to use Port 1 for recommended to modify bus configuration regis-general purpose I/O, both the SYSCON and the ters used for instruction fetches while executing in BUSCON1 register must select one of the multistructions from either internal ROM, RAM, or from plexed bus modes. This is also true for the READY a different SYSCON or BUSCON1 address range. function. In order to use thread y pin forgeneral For example, if one wants to reprogram the purpose I/O, RDYEN in register SYSCON and BUSCON1 register, one should execute the in- RDYEN1 in register BUSCON1 must be '0'. structions to modify the register from an address space which is currently controlled by the SY-SCON register.

As mentioned before, it is possible to switch from



Figure 9-16. Switching From Non-Multiplexed Bus to Multiplexed Bus



9.9 EXTERNAL MEMORY ACCESS VIA THE DATA READY SIGNAL

An optional Data-Ready function can be used to allow an external device to determine the duration of an external memory access. Note that the ADY input pin must be correctly activated for every external memory access if the Data-Ready function has been enabled. Otherwise, the CPU would be halted until a reset occurs. No time-out protection other than a Watchdog Timer overflow is provided.

The Data-Ready function can benabled by setting the RDYEN bit in the SYSCON register to '1' (see chapter 5).

When the Data-Ready function is abled, the duration of all external accesses is determined as follows:

- If 0 wait states are programmed in bits 0 to 2 of the MCTC field, the duration is determined by the state of the READY input pin.
- If between 1 and 7 wait states are programmed in bits 0 to 2 of the MCTC field, the CPU will first insert the programmed wait states into the memory cycle, and after the wait states has expired it will check the EADY line and delay the memory access dependingon the state of the READY line. This feature provides the following adantages for the user:
- Memory can be connected, operating with or without wait states, and eripheals, operating with READY, to the external bus of the ST10x166 and use wait states together with the READY function. If the memory is accessed, the chip select logic is used to bring the READY line to a LOW state. The CPU will

insert the programmed number of wait states (if any) into the memory cycle, then check the READY line, find that the external device is ready (READY = '0'), and terminate the memory cycle. If the peripheral device is accessed, first the programmed wait states are inserted, and then the READY line is checked. For READY = 0, the bus cycle will be terminated. For READY = '1', the CPU will hold the bus cycle untiREADY goes to '0', and then terminate the cycle. Since normally eripheral soperating with a READY function are much slower than memories, even memories requiring wait states, this will have no impact on the access time to the peripheral.

2) When using the asynchronous READY function, the first time the EADY line is checked is near the falling edge of the ALE signal. Thus, in order to guarantee a correct bus cycle the **READY** line has to present a valid logic level at this time point. Some peripherals, however, hold the **READY** line at a low state when they are not accessed, and require some time after being addressed by the CPU to signal their 'not ready' state, i.e. bring the EADY line to a one. But, if the READY line is still low with the falling edge of the ALE signal, the CPU interprets this as 'external device is ready', and inserts no wait states during the following bus cycle. This problem is eliminated, since the CPU will first insert the programmed wait states before checking the READY line.

Figure 9.17 a) and b) illustrate this feature. In this example, three wait states have been programmed



in field MCTC of register SYSCON in addition to READY line is checked and found to be high. The the READY function. In Figure 9.17 a), the ADY chip now continues to hold the memory access cyline goes to zero prior to the execution of the wait cle until the READY line goes to low. Then the bus states, but the chip continues to hold the memory cycle is terminated. This example could be the access cycle until all wait states are performed. case when accessing a slowperipheral device This example could be the case when accessing a (which in this case is slower than a normal bus cymemory, which just requires three wait states, and cle with three wait states). where the READY line is brought to low with the

Chip Select signal for the memory. In Figure 9.17 b), after insertion of all three wait states the



Figure 9-17. Using READY And Wait-States





CHAPTER 10

PARALLEL PORTS

10. PARALLEL PORTS

The ST10x166 provides 7@arallel/O lines organ-The followingsubsections first give a general deized into four 16-bit I/O ports (Port 0 through 3), scription of Ports 0 through 4, then each of these one 2-bit I/O port (Port 4), and one 10-bit input port ports is described in detail. Port 5 will be discussed (Port 5). All port lines are bit addressable, and all separately in section 10.2.

lines of Port 0 through 4 are individually bit-wise programmable as inputs or outputs via direction 10.1 PORTS0 THROUGH 4

Each port line has one programmable alternate in- Each of the Ports 0 through 4 has its own port data put or output function associated with it. Port 0 and register (P0 through P4) and direction register Port 1 may be used as the address and data lines (DP0 through DP4). The 16-bit data registers P0 when accessing external memory. Port 4 outputs through P3 for Ports 0 through 3, and the correthe additionabegment address bits A16 and A17 sponding Port Direction control registers DP0 when segmentation is enabledThe pins of Port 2 through DP3 are described below.

CAPCOM unit, or as bus arbitration signals for The 8-bit data register P4 for Port 4 is also decommunication with external DMA functions. Port scribed. Port 4 is actually a 2-bit port, but the data 3 includes alternate input/output functions of CAP and direction registers of Port 4 are realized as COM timer T0, the general purpose timer blocks byte-wide registers. Bits 2 through 7 are reserved bits, while bits 8 through 15 and implemented. GPT1/2, and the serial channels ASC0/1. In addition, Port 3 provides the bus interface control sig-Writing to theunimplemented bits has no effect, while reading always returns zero. nals WR, BHE, READY, and the system clock CLKOUT. Port 5 is used for the analog input chan- In the following the symbol Px (x = 0 through 4) for

a port data register is also used to refer to the

serve as capture inputs or compare outputs for the

nels to the A/D converter.

All ports have Schmitt-Trigger input charac- whole Port x. teristics, except when used as external data bus and as analog inputs to the A/D converter.

Ports 0 through 3 Data Registers P0 (FF00h / 80h)

Reset Value :0000h

15	14	13	12	11	10	9	8
P0.15	P0.14	P0.13	P0.12	P0.11	P0.10	P0.9	P0.8
7	6	5	4	3	2	1	0
P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0

P1 (FF04h / 82h) Reset Value :0000h

15	14	13	12	11	10	9	8
P1.15	P1.14	P1.13	P1.12	P1.11	P1.10	P1.9	P1.8
7	6	5	4	3	2	1	0
P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0

P2 (FFC0h / E0h) Reset Value :0000h

15	14	13	12	11	10	9	8
P2.15	P2.14	P2.13	P2.12	P2.11	P2.10	P2.9	P2.8
7	6	5	4	3	2	1	0
P2.7	P2.6	P2.5	P2.4	P2.3	P2.2	P2.1	P2.0

P3 (FFC4h / E2h) Reset Value :0000h

15	14	13	12	11	10	9	8
P3.15	P3.14	P3.13	P3.12	P3.11	P3.10	P3.9	P3.8
7	6	5	4	3	2	1	0
P3.7	P3.6	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0

b15 to b0 =Px.y: Port Px Data Register. (x = 0 through 3, y = 0 through 15).

P4 (FF08h / 84h) Port 4 Data Register P4 Reset Value 0000h

7	6	5	4	3	2	1	0
		F	र			P4.1	P4.0

b7 to b2 =R: Reserved.

b1 to b0 =P4.y: Port P4 Data Register. (y = 0 through 1)

Ports 0 through 3 Direction Registers DP0 (FF02h / 81h) Reset Value : 0000h

15	14	13	12	11	10	9	8
DP0.15	DP0.14	DP0.13	DP0.12	DP0.11	DP0.10	DP0.9	DP0.8
7	6	5	4	3	2	1	0

DP1 (FF06h / 83h) Reset Value : 0000h

15	14	13	12	11	10	9	8
DP1.15	DP1.14	DP1.13	DP1.12	DP1.11	DP1.10	DP1.9	DP1.8
7	6	5	4	3	2	1	0

DP2 (FFC2h / E1h) Reset Value : 0000h

15	14	13	12	11	10	9	8
DP2.15	DP2.14	DP2.13	DP2.12	DP2.11	DP2.10	DP2.9	DP2.8
7	6	5	4	3	2	1	0
DP2.7	DP2.6	DP2.5	DP2.4	DP2.3	DP2.2	DP2.1	DP2.0

DP3 (FFC6h / E3h) Reset Value : 0000h

15	14	13	12	11	10	9	8
DP3.15	DP3.14	DP3.13	DP3.12	DP3.11	DP3.10	DP3.9	DP3.8
7	6	5	4	3	2	1	0
DP3.7	DP3.6	DP3.5	DP3.4	DP3.3	DP3.2	DP3.1	DP3.0

b15 to b0 =DPx.y: Port Px Direction Control. (x = 0 through 3, y = 0 through 15) DPx.y = 0: Port Line Px.y is Input (high-impedance) DPx.y = 1: Port Line Px.y is Output.

DP4 (FF0Ah / 85h) Port 4 Direction Control Register DP4 Reset Value 0000h

7	6	5	4	3	2	1	0
		F	र			DP4.1	DP4.0

b7 to b2 =R: Reserved.

b1 to b0 =DP4.y: Port P4 Direction Control. (y = 0 through 1) DP4.y = 0: Port Line P4.y is Input (high-imped-

ance) DP4.y = 1: Port Line P4.y is Output.



Using P0 through P4 as General Purpose I/O Ports

corresponding port pins arswitched to the direction required by the selected bus type. This is ex-When the alternate input or output function associ-plainedin detail in the ollowing sections.

ated with a port in is not enabled, the in can be The logic level of a pin is clocked into the input used as a general purpose I/O pin. Each port pin latch once per state time egardles whether the consists of a port output latch, an output buffer, anport is configured for input or output.

input latch, an input (read) buffer, and a direction A write operation to a port pin configured as an incontrol latch. Each port pin can bedividually rogrammed for input or output via the respective direction control bit DPx.y. Figure 10.1 shows a general block diagram of a port pin as it is config-operation reads the value of the pin, modifies it, ured when used as a general purpose I/O port.

put causes the value to be written into the port output latch, while a read operation returns the latched state of the pin itself. A read-modify-write and writes it back to the output latch.

Port pins selected as inputs (DPx.y = (0)) are Writing to a pin configured as an output placed into a high-ipedance state since the out-(DPx.y = '1') causes the output latch and the pin to put buffer is disabled. This is the default configura have the written value, since the output buffer is tion after reset. During reset, all port pins are enabled Readingthis pin returns the value of the configured for input. When exiting reset while no output latch. A read-modify-write operation reads external bus function is selected, all port pins re-the value of the output latch, modifies it, and writes main in input mode unless configured otherwise by it back to the output latch, thus also modifying the the user. When an external bus is selected, the level at the pin.



Figure 10-1. Block Diagram of a Port 0 through 4 General Purpose I/O Port

Alternate Input and Output Functions of P0 through P4

Each of the 76 port lines of the SUX166 has an alternate input or output function associated with it chip, Port 0 (P0) and Port 1 (P1) can be used as 34 port lines have both an alternate input and out- general purpose I/O ports. put function, the other 42 lines have either an alter- As described in Chapter 9, ports P0 and P1 are nate input or an alternate output function.

the direction of this pin must be programmed for necting external memory to the chip. Port 0 is used output (DPx.y = '1'). Otherwise the pin remains in in all 4 external bus configurations, while P1 is only the high-impedane state and is not affected by the alternate output function.

If an alternate input function of a pin is used, the di-plexed external bus configuration modes. rection of the pin must be programmed for input When a multiplexed bus configuration is selected, (DPx.y ='0') if an external device is driving the pin. The input direction is the default after reset. If no and the CPU accesses external memory, Port 0 first external device is connected to the pin, however, outputs the 16-bit intra-segment address informaone can also set the direction for this pin to output tion as an alternate output function. Port 0 is then In this case, the pin reflects the state of the port switched to the high-impedance input mode to read output latch. Thus, the alternate input function the incoming instruction or data. In the 16/18-bit Adreads the value stored in the port output latch. This dress, 8-bit Data Bus mode, two memory cycles are can be used for testing purposes to allow a soft- required for word accesses, the first for the low byte ware trigger of an alternate input function by writing and the second for the high byte of the word. When to the port output latch to the port output latch. the data byte or word after outputting the address.

On most of the port lines, the user software is responsible for setting the proper direction when us In the non-multiplexed bus configuration, Port 1 outing an alternate input or output function of a pin. puts the 16-bit intra-segment address, while Port 0 This is done by setting or clearing the direction reads the incoming instruction or data word or writes the data to the external memory. Therefore, control bit DPx.y othe pin before enabling the al ternate function. There are port lines, however, Port 0 has both alternate input and alternate output where the direction of the port line is switched auto-functions, while Port 1 has only an alternate output matically. For instance, in the multiplexed external function. Figure 10.2 shows the structure of a Port bus modes of Port 0, the direction must be 0 pin, and figure 10.3 shows the structure of a Port switched several times for an instruction fetch in 1 pin.

order to output the addresses and to input the data. When an external bus mode is enabled, the direc-Obviously, this can not be done through instruc-tion of the port pin and the data input to the port outtions. In these cases, the direction of the port line isput latch are controlled by the bus controller switched automatically by hardware if the alternate hardware. The input to the port output latch is disfunction of such a pin esnabled. connected from the internal bus and is switched via

There is one basic structure for all port lines with^a multiplexer to the line labeled Alternate Data Outonly an alternate input function. Port lines with onlyput. On Port 0, the alternate data can be the 16-bit an alternate output function, however, have differ-intra-segment address or the 8/16-bit data informaent structures due to the way the direction of the tion. On Port 1, the alternate data is the 16 bit intrapin is switched and depending on whether the pin is accessible by the user software or not in the al- The incoming data on Port 0 is read on the line Alternate function mode.

The followingsections describe in detail each of the ports and its alternate input and output func-may occur. When the external bus modes are again tions.

10.1.1 Port 0 and Port 1

Port 0 and Port 1 are two 16-bit I/O ports. They are

bit addressable, and each line can be programmed individually for input or output. When no external program and/or data memory is connected to the

used as the address and data lines in the various If an alternate output function of a pin is to be used, bus configurations which can be selected for conused as the address bus (A15 - A0) in the 16/18-bit Address, Non-Multiplexed Bus mode. Port 1 can be used as a general purpose I/O port in the multi-

> segment address in the non-multiplexed bus mode. ternate Data Input. While an external bus mode is enabled, the user software should not write to the port output latch, otherwise unpredictable results disabled, the contents of the direction register last written by the user become active. While the 16/18-Bit Address, 8-Bit Data, Non-Multiplexed Bus mode is enabled, the upper half of Port 0 can not be used for general purpose I/O,



Figure 10-2. Block Diagram of a Port 0 Pin

Figure 10-3. Block Diagram of a Port 1 Pin





10.1.2 Port 2

All of the 16 pins of Port 2 (P2) may be used for the alternate input/output functions of the CAPCOM When a Port 2 line is used as a compare output unit. They serve as an input line for the capture (compare modes 1 and 3; refer to chapter 8.1), the function or as an output line for the compare func-compare event (or the timer overflow in compare tions. The alternate symbols CC0IOhrbugh CC15IO have been assigned to Port 2 and dition to the standard symbols P2.0 through P2.15 in or- curs, the state of the port output latch is read by the der to reflect its alternate functions. Figures 10.4 CAPCOM control hardware via the line Alternate to 10.6 show block diagrams of Port 2 pins.

external device may drive the pin, otherwise conflicts would occur.

mode 3) directly affects the port output latch. In compare mode 1, when a valid compare match oc-Latch Data Input, inverted, and written back to the

latch via the line Alternate Data Output. The port When a Port 2 line is used as a capture input, the state of the input latch, which represents the state output latch is clocked by the signal Compare Trigof the port pin, is directed to the CAPCOM unit via ger which is generated by the CAPCOM unit. In the line Alternate Pin Data Input. The user software compare mode 3, when a match occurs, the value must set the direction of the pin to input if an exter-'1' is written to the port output latch via the line Alnal capture trigger signal is used. If the direction is ternate Data Output. When an overflow of the corset to output, the state of the port output latch will responding timer occurs, a '0' is written to the port be read since the pin represents the state of the output latch. In both cases, the output latch is output latch. This can be used to trigger a capture clocked by the signal Compare Trigger. The direcevent through software by setting or clearing the tion of the pin should be set to output by the user, port latch. Note that in the output configuration, no otherwise the pin will be in the highpedance state and will not reflect the state of the output

latch.



Figure 10-4. Block Diagram of Port 2 Pin 0 to 12





Figure 10-5. Block Diagram of Port 2 Pin 13, 14

Figure 10-6. Block Diagram of Port 2 Pin 15



As can be seen from the block diagram, the user second master that the bus of the ST10x166 is software always has free access to the port pin now free for use.

even when it is used as a compare output. This is useful for setting up the initial level of the pin when of bus request sign **B**REQ. This signal intends to using compare mode 1 or the double-register mode. In these modes, unlike in compare mode 3, the pin is not set to a specific value when a compare match occurs. Instead, it **isg**gled. This signal intends to ST10x166 a chane to flag its own extermaster can then decide whether or not to grant the ST10x166 the external bus for one or more exter-

When the user wants to write to the port pin at the nal bus accesses. same time a compare trigger tries to clock the output latch, the write operation of the user software HLDEN of the PSW register must be set. After rehas priority. Each time a CPU write access to the port output latch occurs, the input multiplexer of the pins of Port 2 can no longer be used fgeneral port output latch is switched to the line connected purpose I/O or for the CAPCOM unit, even if this ceive the value from the internal bus. The hard-

ware triggered change will be lost.

During an external HOLD request and wledged, the ST10x166 set the external address, data, and control bus to the following states:

In order to support multi-master systems and communication with external DMA functions, three pins of Port 2 provide a bus arbitration. Port 0 Tri-state, if an extern

The pin P2.15 configured in its alternate function HOLD is an input. When brought to low (active Port 1 state), this input indicates to the ST10x166 that another master wants to perform one or several ac-Port 4 cesses on the external bus of the ST10x166. After synchronisation of this signal and complete termi-ALE ation of the current external bus cycle if any, the ST10x166 backs off its external bus and activates the signaHLDA to flag the second master that the Bus is now free. This condition will be held until the HOLD line goes back to high. Then the signal WR HLDA is disabled and the ST10x166 takes over control of the external bus again if required. During the HOLD phase, the ST10x166 can still operate and fetch instruction or data when executing out of READY Tri-state, if an external bus is enabled

Tri-state, if a non-**u**ltiplexed bus mode is selected

Tri-state, if an external bus and segmentation are **e**abled

Float to '0' through high-impedance pull down

Float to '1' through high-impedance pull up

Tri-state even when used as general purpose I/O pin

Tri-state, if BHE functioenabled No change

internal memory. The CPU really stops execution if Figure 10.7 and 10.8 illustrate the timings for entry external data or instruction fetches are required. The pin P2.14 used as hold acknowledge signal and exit from HOLD mode.

HLDA is active low. This signal indicates to the





Figure 10-7. Timing For Entry Into Hold (Non-Multiplexed Bus)

Figure 10-8. Timing For Exit From Hold (Non-Multiplexed Bus)



10.1.3 Port 3

Each of the 16 pins of Port 3 (P3) has an alternate input or output function associated with it. Sevengeneral purpose I/O pin. When an alternate funcpins have an alternate input function, seven pins tion is used on a Port 3 pin, the configuration of this have an alternate input function, seven pins include and include on all entry pins, and entry and the alternate function. RXD0 and RXD1, have an alternate input or output. There are four different configurations described in RXD0 and RXD1, have an alternate input or output functiondependingon the operating mode of the serial channel they are associated with. The alternate functions of Port 3 are listed in table 10.1.

When the alternate input or output function of a Port 3 pin is not used, this pin can be used as a the followingparagraphs.

Symbol	Alternate Symbol	Input/Output Fu	nction
P3.0	TOIN	I	Timer 0 Count Input
P3.1	T6OUT	0	Timer 6 Toggle Latch Output
P3.2	CAPIN	I	CAPREL Register Capture Input
P3.3	тзоит	0	Timer 3 Toggle Latch Output
P3.4	T3EUD	I	Timer 3 External Up / Down Control Input
P3.5	T4IN	I	Timer 4 Count / Gate / Reload / Capture Input
P3.6	T3IN	I	Timer 3 Count / Gate Input
P3.7	T2IN	I	Timer 2 Count / Gate / Reload / Capture Input
P3.8	TXD1	0	Serial Channel 1 Data Output in Asynchronous Mode; Clock Output in Syncrhonous Mode
P3.9	RXD1	I/O	Serial Channel 1 Data Input in Asynchronous Mode; Data Input / Output in Synchronous Mode
P3.10	TXD0	0	Serial Channel 0 Data Output in Asynchronous Mode; Clock Output in Synchronous Mode
P3.11	RXD0	I/O	Serial Channel 0 Data Input in Asynchronous Mode; Data Input / Output in Synchronous Mode
P3.12	BHE	0	Byte High Enable Control Signal for External Memory
P3.13	WR	0	Write Strobe for External Data Memory
P3.14	READY	I	Ready Input
P3.15	CLKOUT	0	System Clock Output

Table 10-1. Port 3 Alternate Input/Output Functions



10.1.3.1 PORT 3 PINS TOIN, T2IN, T3IN, T4IN, T3EUD, CAPIN, AND READY

which only have an associated alternate input state of the pin, via the linkabeled Alternate Data function, is identical, as shown in figure 10.9. Note Input. If an external device is driving the pin, the dithat the READY pin hasan additionablternate input line which is tied directly to the pin. This line isternal device is connected to the pin, one can set used for the synchronous Ready function.

When the on-bip peripheral associated with such a pin is configured to use the alternate input func-The basic structure of these seven Port 3 pins, tion, it reads the input latch, which represents the rection of the pin must be set to input. When no exthe direction to output and write to the port output latch to trigger the Alternate Data Input line.



Figure 10-9. Block Diagram of a Port 3 Pin With an Alternate Input Function



10.1.3.2 PORT 3 PINS T3OUT, T6OUT, TXD0, TXD1,

functions, the user must set the direction of the port WR, CLKOUT line to output (DP3.y = '1') and must write a '1' into These six of the seven Port 3 pins which have only the port output latch. Otherwise the pin is in its an alternate output function associated also have high-impedane state (when configured as input) an identical structure, shown in figure 10.10. The or the pin is stuck at '0' (when writing a '0' into the Alternate Data Output line, which is controlled by port output latch). When the alternate output functhe respective peripheral unit, is ANDed with the tions are not used, the Alternate Data Output line is port output latch line. When using these alternate in its inactive state, which is a high level ('1').

Figure 10-10. Block Diagram of a Port 3 Pin With an Alternate Output Function





10.1.3.3 PORT 3 PIN BHE

Figure 10.11 shows the block diagram of pin P3.12/BHE, which is the seventh Port 3 pin with only an alternate output function. Since the signal might be required directly after reset when the port direction control line are switched. The dian external 16-bit data bus mode (multiplexed or rection is set to '1' (output), and the pin is conted non-multiplexed) is selected through pins EBC1 by the Alternate Data Output line. and EBC0, there is no way the user can configure If the BHE pin is not required in application, the the BHE pin. Thus, it will be switched automatically user can disable the function by setting bit BYTDIS to the alternate function.

When an external 16-bit data bus mode is selected AND the BHE function is nabled through bit BYT-DIS = '0' in register SYSCON (default after reset), the two multiplexers in the port data output line and

to '1'. The pin can then be used for general purpose I/O.



Figure 10-11. Block Diagram of Port 3 Pin BHE



10.1.3.4 PORT 3 PINS RXD0 AND RXD1

nels read the state of pins RXD0 and RXD1 via the line Alternate Data Input.

The configuration of the two pins RXD0 and RXD1, with both an alternate input and an alternate output in the half-duplex synchronous mode, pins RXD0 function, is shown in figure 10.12. The Alternate and RXD1 are used as either data inputs or out-Data Output line again is ANDed with the port out- puts. For transmission, the user first must set the put latch line.

In the asynchronousmodes of the Serial Channels, pins RXD0 and RXD1 are always used as data inputs. The direction of these pins must be set reception. When the alternate output function on to input by the user (DP3.y = '0'). The Serial Chan-

direction to output (DP3.y = '1') and must write a '1' into the port output latch. For reception, the user must set the direction to input before starting the these pins is not used, the Alternate Data Output line is in its inactive state, which is a high level ('1').





10.1.4 Port 4

The alternate functions on the two pins of Port 4 and the BHE signal, the alternate function of Port (P4) are the two segment address lines A16 and A17, shown in table below. As for Port 0, Port 1, alternate function of Port 4 will be switched automatically.

Symbol	Alternate Symbol	Input/Output Fu	nction
P4.0	A16	0	Lower Address Line of Segment Address
P4.1	A17	0	Higher Address Line of Segment Address

Table 10-2. Port 4 Alternate Output Functions

Figure 10.13 shows a block diagram of a Port 4 pin, which supplies the segment address. Via a second which is the same as for a Port 1 pin. When an ex- multiplexer, the output buffer is enabled to drive ternal bus is selected AND segmentation is en- the segment address.

abled through bit SGTDIS = '0' in register If segmentation is not required in an application, SYSCON (default after reset), the input to the port the user can disable segmentation by setting bit output latch is switched via a multiplexer from the SGTDIS to '1'. The pins of Port 4 can then be used internal bus to the Alternate Data Output line, for general purpose I/O.

Figure 10-13. Block Diagram of a Port 4 Pin





10.2 Port 5

result when reading Port 5. Port 5 is actually a 10bit port, but the port register P5 is realized as a Port 5 (P5) differs from Ports 0 through 4, since it is word register. Positions P5.10 through P5.15 are a 10-bit input only port. Besides being used as a reserved and will be ead as zeros. A write operadigital input port, all lines of Port 5 may be used as tion to P5 has no effect. The value written to it is the analog input loannels to the A/D converter. lost. The input buffers to P5 have Schmitt-Trigger char-

The input buffers to P5 have Schmitt-Trigger char-acteristics in order to achieve logic levels from the Port 5 lines being used as analog inputs and Port 5 analog inputs. Figure 10.14 illustrates the structure lines being used as digital inputs. A read operation of a Port 5 pin. on Port 5 may be performed on any of the 10 bits.

Since Port 5 is an input only port, it has no port out-The bits corresponding to lines being used as anaput latches and no direction register. However, an log inputs are don't care bits. An A/D conversion on address in the bit addressable register address a line being used as digital inputvill convert the space is provided in order to be able to read Port 5 logic level applied o the pin. Table 10.3 illustrates by software. Register P5 shows the format of the the Port 5 lines and the corrps ndinganalog input channels.



Figure 10-14. Block Diagram of a Port 5 Pin



Symbol	Alternate Symbol	Description
P5.0	AN0	Analog Input Channel 0
P5.1	AN1	Analog Input Channel 1
P5.2	AN2	Analog Input Channel 2
P5.3	AN3	Analog Input Channel 3
P5.4	AN4	Analog Input Channel 4
P5.5	AN5	Analog Input Channel 5
P5.6	AN5	Analog Input Channel 6
P5.7	AN7	Analog Input Channel 7
P5.8	AN8	Analog Input Channel 8
P5.9	AN9	Analog Input Channel 9

P5 (FFA2h / D1h) Port 5 Register P5 Reset Value: XXXXh

15	14	13	12	11	10	9	8
R					P5.9	P5.8	
7	6	5	4	3	2	1	0
P5.7	PR.6	P5.5	P5.4	P5.3	P5.2	P5.1	P5.0

b15 to b10 =R: Reserved.

b9 to b0 =P5.y: **Port 5 Data Register. READ ONLY (y = 0 through 9).**



NOTES :



SGS-THOMSON MICROELECTRONICS

CHAPTER 11

SYSTEM RESET

11. SYSTEMRESET

The internal system reset function provides initiali-In order to obtain an automatic power-on reset, the zation of the ST10x166 into a defined default state. RSTIN pin can be connected to an external capaci-This internal reset function is invoked by any of thetor, since this pin already has an internal pullup refollowingconditions: sistor connected to VCC (see figure 11.1a). The

- By asserting a hardware reset signal on the 1) **RSTIN** (Hardware Reset Input) pin
- 2) Upon the execution of the SRST (Software Reset) instruction
- By an overflow of the Watchdog Timer

crocontroller is reset into its predefined default state through an internal reset procedure. When a reset is initiatedpendinginternal hold states are cancelled and external memory access cycles are aborted, regardles of an unreturned READY signal. Write operations to the internal RAM, however, begins. After this internal reset has been com- pin RSTIN is only 2 state times. Noise pulses are completed before the internal reset procedure pleted in case of a software or watchdog timer triggered reset, or after deassertion of the signal at pin be considered by the ST10x166. Shorter pulses will not BSTIN in case of a bardware reset the microcontroller will start program execution from memory lowould normally place a branch instruction to the start again. This procedure continues until a high cation 0000h in code segment zero. Here, one start of a software initialization routine forabeli cation specific configuration péripheralsand CPU Special Function Registers.

11.1 RSTIN and RSTOUT Pins

Two pins, RSTIN (Reset In) and RSTOUT (Reset Out), are dedicated to the system reset function of ware whenever the ST10x166 is reset. The the ST10x166. The RSTIN pin is used for resetting reset signal. To perform a complete reset se- ure 11.2 shows the relation between the STIN quence, the ST10x166 requires 1040 state times and the RSTOUT signal. (52µs at 20MHz CPU clock) wit **RSTIN** low.

reset signal or RSTIN first passes a Schmitt-Trigger in order to obtain a fast transition. For a poweron reset, the RSTIN pin has to be held low for the minimum duration of the start-up time of the oscillator (about 50ms for a quartz crystal). The internal pullup resistor may vary between 50 k and 150 k Ω therefore the minimum power-on reset time must sistor. One may also use aadditionabxternal resistor. In the reset circuit shown in figure 11.1b, reset source 1 may be used e.g for power-on reset, and reset source 2 for warm reset. In the case of a warm reset where the oscillator is already stabilized, the minimum low time of the reset signal at longer than 2 state times will always initiate a comreset sequence is completed, the sequence will level is found at the STIN pin at the end of a reset seauence.

The **RSTOUT** pin will be pulled low after a hardware reset signal has been asserted on tRETIN pin. It is also pulled low whenever the SRST instruction is executed or a Watchdog Timer overflow has occurred. The signal on tRETOUT pin can be used to simultheouslyreset external hard-**RSTOUT** pin stays low until the protected EINIT the microcontroller through an external hardware (End of Initialization) instruction is executed. Fig-

Figure 11-1. Reset Circuits



Figure 11-2. Reset Function

11.2 RESET VALUES FOR ST10x166 REGISTERS

Most SFRs, including system registers and peripheral control and data registers, are forced to zero once the internal reset has completed. This default configuration has been selected such that all peripherals and the interrupt system addisabled from operation. Only data page pointers DPP1 through DPP3, the CP, SP, STKOV, STKUN, SY-SCON, WDTCON, and specific read only registers may contain default/alues other than zero after a system reset. A complete summary of all ST10x166 registers and their reset values is contained in Appendix B.

Note that the contents of the internal RAM are not affected by a system reset. After a power-on reset, the contents of the internal RAM are undefined. This implies that the GPRs and the PEC source and destination pointers (SRCPy, DSTPy, y = 0..7) which are mapped into the internal RAM are also undefined after a power-on reset. After a warm reset or a reset which is caused by an overflow of the Watchdog Timer or by execution of the SRST instruction, the previous contents of the internal RAM remain unaffected.

The four Data Page Pointers DPP0 through DPP4 are initialized/uring a system reset such that they are pointing to the lowest four consecutive 16 K data pages. DPP0 points to data page 0, DPP1 points to data page 1, DPP2 points to data page 2, and DPP3 points to data page 3.





11.3 WATCHDOG TIMER OPERATION AFTER RESET

The Watchdog Timer starts running after the inter- the internal system reset. The Bus Active bit nal reset has completed. Its default clock fre- (BUSACT) will be cleared to '0' if single-chip mode quency will be the internal system clock/2 (10MHz has been selected BUSACT = '1', EBC1/0= 00b), at fosc = 40MHz), and its defaulterload value is 00h such that a watchdog timer overflow will occurSCON register are forced to zero. This default in-131072 states (6.55ms at δ_{SC} = 40MHz) after completion of the internal reset. When the system selected such that external memories are acreset was caused by a Watchdog Timer overflow, cessed with the slowest polible configuration for the WDTR (Watchdog Timer Reset Indication) flag the respective bus type. The Ready function is disin register WDTCON will be set to '1'. This indicates the cause of the internal reset to the software When the internal reset has completed, the coninitialiation routine. WDTR is reset to '0' by an external hardware reset or by servicing the watchdog (High Byte Enable, alternate function of P3.12) detimer.

tion of the Watchdog Timer can be sabled by the DISWDT (Disable Watchdog Timer) instruction. This instruction has been implemented as a pro-tion. tected instruction. For further security, its execu-When single chip mode was selected, Ports 0, 1, until either the SRVWDT (Service Watchdog erwise, execution of the DISWDT instruction will soot Timer) or the EINIT instruction has occurred. Othhave no effect. More details about Watchdog Timer operation can be found in section 8.5.

11.4 PORTS AND EXTERNAL BUS CONFIGURATION DURING RESET

pins are configured as inputs through their direc-LSBs are also initialized to zero during reset. tion registers and are switched to the high imped-Therefore, Port 4 will always output 00b after reset. ance state (see chapter 10 for details about the When no memory accesses above 64K are to be internal port structure). This ensures that the performed segmentation may be obally disabled ST10x166 and external devices will not try to drive by setting bit SGTDIS to '1'. the same pin to different levels. Pin ALE floats to a low state through a weak internal lldown and pin RD floats to high.

The BTYP (Bus Type) field of the SYSCON regis-

ter is initialized to the bus configuration that is determined by the state of pirBUSACT, EBC0 and EBC1 (External Bus Configuration) at the end of otherwise it is set to '1'. The other bits of the SYitialization of the SYSCON register has been abled.

pends on the bus type which was selected during After the internal reset has completed, the opera- reset via the BUSACT, EBC0 and EBC1 pins. All other pins remain in the high pedancestate until they are changed by software **peripheral** opera-

> and 4, and P3.12BHE also remain inhe high-im pedance state until modified by software or SCON.

> When any of the external bus modes was selected during reset. Port 0 and/or Port 1 will operate in the selected bus mode. The two pins of Port 4 will output the segment address, since bit SGTDIS in register SYSCON is '0' (default after reset). The code segment pointer (CSP) is initialized to zero, and all

During the internal reset, all of the ST10x166's port bits of the data page pointers except for the two

When an external 16-bit data bus mode (16/18-bit address, multiplexed or non-multiplexed) is selected, the BHE pin will be active after a reset. It can be disabledby setting the BYTDIS bit in the SYSCON register to '1'.



11.5 INITIALIZATION SOFTWARE ROUTINE

To ensure proper entry into the itialization software routine, a hardware branch to location the STKOV register contains FA00h. With the dezero/segment zero is made immediatellowing completion of the internal system reset or deasser-are available where the system stack selected by tion of a correct reset signal on pRSTIN, respectively. Since locatio0000h is the first vector in the trap/interrupt vector table, it is the responsibility of rom FC00h.

the user to place a branch instruction at location Based on he application, the user may wish to inzero which branches to the first instruction of theitialize portions of the internal memory before norinitialization routine. Note that 8 bytes (locations 0000h through0007h) are provided in this table for the reset function. If single chip mode is selected register, one can easily perform memory zeroing through pin BUSACT, EBC1 and EBC0, the internal ROM for the ST10166 or the internal Flash memory for the ST10F166, is accessed when the initial branch is made to location zero. Otherwise, At the end of the nitialization, the interrupt system an external fetch to location zero is made.

After reset, the ROM access or the bus configuration can be modified in the first instruction of theitialization is complete.

software initialization routine. This is normally recause the SYSCON register isinitialized during reset to the slowest possible memory configura-has been implemented as a protected instruction. tion. To select the desired memory configuration and the required access parameters, one simply moves a constant to the SYSCON register thus ensuring that proper synchronization between the ex-signal can be used to indicate the end of the initialiternal memory and the ST10x166 is achieved. The zation routine and the proper operation of the miexternal bus configuration options are described in crocontroller to external hardware. detail in section 9.1.

To decrease the number of instructions required to 11.6 THE BOOT-STRAP MODE initialize the ST10x166, each peripheral is pro-

grammed to a default configuration upon reset, butOn the ST10F166, 256Bytes of ROM (electrically is disabled from operation. These default configu-programmable) are free to store the Boot-Strap rations can be found in the descriptions of the indi-Routine. This routine defined by the user, allows to pass round the immediate branch at the address vidualperipheralsin chapter 8.

During the software design phase, portions of the 0000h in single chip mode. internal memory space must be aiss edto regis-This program has to be loaded with the Flash Proter banks and system stack. When selecting initiali-gramming Board provided by SGS-THOMSON Mization values for the SP (Stack Pointer) and CP croelectronics. (Context Pointer) registers, one must ensure that To access this mode, ALE pin must be pulled high

these registers are initialized before any GPR or stack operation is performed. This includes interrupt processing which dissabled upon completion of the internal reset, and should remadisabled until the SP isinitialied.

In addition, the stack overflow (STKOV) and the stack underflow (STKUN) registers should be initialized. After reset, the CP, SP, and STKUN registers all contain the same reset value FC00 while fault resetinitialization, 256 words of system stack the SP growsdownwads from FBFEh, while the register bank selected by the CP grows upwards

mal program operation. Once the register bank has been selected through programming of the CP through indirect addressing of the desired portions of the internal memory.

may be globally enabled by moving the appropriate constant to the PSW register. One must be careful not to enable the interrupt system before in-

nated with the EINIT instruction. This instruction

during a hardware reser(STIN). This feature is optional, and if no program is stored in this area, a software reset instruction (SRST) will

select the address 0000h in the program memory.





CHAPTER 12

POWER REDUCTION MODES

12. POWER REDUCTION MODES

ent levels of power reduction have been imple- ternal power failure signal, which pulls **MM** pin mented in the ST10x166 which may be entered low when a power failure is imminent. The microeration. In Power Down mode, both the CPU and the internal state has been saved, the trap routine the peripherals are stopped. Idle mode can be may set a flag or write a certain bit pattern into speterminated by any reset or interrupt request, cific RAM locations, and then execute the PWRDN while Power Down mode can only be terminated instruction. If the MI pin is still low at this time, the by a hardware reset.

12.1 POWER DOWN MODE

To save power in a system, the microcontroller can be placed in Power Down mode. All clocking Later, when a reset occurs, the inalization routine the internal RAM are preserved through the volt- RAM to determine whether the controller was inage supplied by the VCC pins. The Watchdog Timer is stopped in Power Down mode. One can only exit this mode through an external hardware reset by asserting a low level on the STIN pin for a specified period of time (at least 2 state times). This reset will initialize all SFRs and ports One can decrease the power consumption of the to their default state, but will not change the con- ST10x166 microcontroller by entering Idle mode. If tents of the internal RAM.

There are two levels of protection against unin- dog Timer, continue to function normally, only the tentionally entering the Power Down mode. First, CPU operation is halted. the PWRDN (Power Down) instruction which is The Idle mode is entered after the IDLE instruction used to enter this mode has been implemented as a protected instruction. Second, this instruc- IDLE instruction has completed. To prevent unintion is effective ONLY if tham (Non Maskable Interrupt) pin is externally pulled low while the has been implemented as a protected instruction. PWRDN instruction is executed. The microcontroller will then enter the Power Down mode after The Idle mode is terminated by interrupt requests the PWRDN instruction has completed.

Two different power reduction modes with differ-This feature can be used in conjunction with an exunder software control. In Idle mode, the CPU is controller will enter the NMI trap routine which can stopped, while the peripherals continue their op-perform saving of the internal state into RAM. After Power Down mode will be entered, otherwise program execution continues. During power down, the voltage at the VCC pins can be lowered to 2.5V and the contents of the internal RAM will be preserved.

of internal blocks is stopped, but the contents of can check the identification flag or bit pattern in itially switched on or whether it was properly restarted from Power Down mode.

12.2 IDLE MODE

enabled, all peripherals INCLUDING the Watch-

has been executed and the instruction before the tentional entry into Idle mode, the IDLE instruction

from any enabled interrupt source whose individual Interrupt Enable flag was set before the Idle mode was entered.

For a request which was selected for CPU interrupt 12.3 STATUS OF OUTPUT PINS DURING IDLE service, the associated interrupt service routine is AND POWER DOWN MODE entered if the priority level of the requesting source

is higher than the current CPU priority and the in- DuringIdle mode, the CPU clocks are turned off, terrupt system is lobally enabled. After the RETI (Return from Interrupt) instruction of the interruptnormal way. Therefore, all ports pins which are service routine is executed, the CPU continues configured as general purpose output pins output normal program execution with the instruction fol-the last data value which was written to their port lowing the IDLE instruction. Otherwise, if the inter-output latches. If the alternate output function of a rupt request can not be seinced because of a too low priority on globally disabled interrupt system, is determined by the operation of the judreral the CPU immediately resumes normal program (Port 2, Port 3). In particular, if CLKOUT, the alterexecution with the instruction of build wing the IDLE instruction. is also active during Idle mode.

service, a PEC data transfer is performed if the pri- go into that state which represents the inactive ority level of this request is higher than the currentstate of the respective functio WR), or to a de-CPU priority and the interrupt system globally enabled. After the PEC data transfer has been (BHE). Pins which are dedicated for bus control completed, the CPU returns into Idle mode. Other- functions are also held in the inactive state (ALE, wise, if the PEC request can not be serviced be- RD). Port pins which are used as external adcause of a too low priority orglobally disabled interrupt system, the CPU does not return to Idle output during the last external memory access bemode but restarts normal program execution with fore entry into Idle mode under the lowing ondithe instructiofollowinghe IDLE instruction.

The Idle mode can also be terminated by a Non- _ On P0[15:8], Port 0 outputs the high byte of the Maskable Interrupt through a high to low transition on the NMI pin. After the Idle mode has been terminated by an interrupt or NMI request, the interrupt system performs a round of prioritization to determine the highest priority request. In the case of an NMI request, the NMI trap will always be entered.

Any interrupt request whosign dividual Interrupt Enable flag was set before the Idle mode was entered will terminate the Idle modegardlessof the current CPU priority. The CPU will NOT go back into Idle mode when a CPU interrupt request is detected, even when the interrupt was not serviced DuringPower Down mode, the clocks to the CPU because of a higher CPU priority erglobaly disabled interrupt system (IEN = '0'). The CPU will system is globally enabled EN = '1') AND a PEC CPU level is requested and executed.

the Idle mode: an internal reset will be generated if used by a peripherathe state of this pin is deterno interrupt or NMI request occurs before the mined by the last action of the eripheal before Watchdog Timer overflows. To prevent the Watch- the clocks were switched off. In particular, if dog Timer from overflowing during Idle mode, it CLKOUT, the alternate output function of P3.15, must be programmed to a reasable time interval before the Idle mode is entered.

while all peripherals continue their operation in the port pin is used by a peripheral, the state of the pin nate output function of P3.15, has been enabled, it

For a request which was programmed for PEC Port pins which are used for bus control functions fined state which is based on the last bus access dress/data bus hold the address/data which was tions:

> last transferred address if the 16/18 bit address, 8-bit data, multiplexed bus mode is used, otherwise all pins of Port 0 are floating. Pins P0[7:0] are always floating in Idle mode.

Port 1 floats if the non-miplexed bus modes used, otherwise Port 1 acts as a general purpose I/O port.

Port 4 outputs the segment address for the last access if segmentation ionabled, otherwise Port 4 acts as a general purpose I/O port.

and to the peripherals are turned off. In the ST10x166, the oscillator is completely switched ONLY go back into Idle mode when the interrupt off. Like in Idle mode, all port pins which are configured as general purpose output pins output the last service on a priority level higher than the currentdata value which was written to their port output latches.

The Watchdog Timer may be used for monitoring When the alternate output function of a port pin is had been enabled, it is not active during Power Down mode.

All external bus actions are completed before Idle Abbreviations used:

or Power Down mode is entered. However, Idle or Power Down modes can NOT be entered if	AF	State determined by (last) activity of Alternate Output Function
during the last bus access.	ADDR _ H	Address High Byte
The followingable 12.1 presents a summary of the state of all ST10x166 output pins during Idle and Power Down modes.	DATA	Data in Port Output Latch
	16/8	16/18-bit Address, 8-bit Data, Multiplexeœus
	16+16	16/18-bit Address, 16-bit Data, Non-Multiplexed Bus
	non-segm	Segmentatio D isabled

Outputs			dle Mode	Power Down Mode		
		No external bus enabled	External bus NO external bus enabled		External bus enabled	
ALE		L	L	L	L	
RD		н	нн		н	
Port0						
	7:0 15.8	DATA DATA	FLOAT last ADDR_H (16/8) FLOAT otherwise	DATA DATA	FLOAT last ADDR_H (16/8) FLOAT otherwise	
Port1		DATA	last ADDR (16 + 16) DATA otherwise	DATA	last ADDR (16 + 16) DATA otherwise	
Port2		DATA/AF	DATA / AF	DATA/AF	DATA/last AF	
Port3		DATA/AF	DATA / AF	DATA/AF	DATA/last AF	
	BHE/P3.12	DATA	L or H	DATA	L or H	
	WR/P3.13	DATA	н	DATA	н	
	CLKOUT/P3.15 (if enabled)	active	active	L	L	
Port4	A16, A17	DATA	DATA (non-segm) last ADDR otherwise	DATA	DATA (non-segm) last ADDR otherwise	
RSTOUT		1)	1)	1)	1)	

Table 12-1. Output Pins Status during Idle and Power Down Mode

1) Low if IDLE or PWRDN executed before EINIT, otherwise H



12 - Power Reduction Modes

NOTES:





CHAPTER 13

SYSTEM PROGRAMMING

13. SYSTEM PROGRAMMING

13.1.1 Directly Substitutable Instructions To aid in softwarelevelopment, a number of features has been incorporated into the instruction set Instructions known from other microcontrollers can of the ST10x166. These include constructs for be replaced by the following instructions on the modularity, loops, and context switching. In many ST10x166 listed table 13.1 cases, commonly used instruction sequences have been simplified while roviding reater flexibility. Thefollowingsections cover programming 13.1.2 Modification of System Flags features and implementations to fully utilize this in-All bit and word instructions can access the PSW struction set.

13.1 INSTRUCTIONS PROVIDED AS SUBSETS OF INSTRUCTIONS

register. Thus, to set or clear PSW flags, no CLEAR CARRY or ENABLE INTERRUPTS instruction is required. These functions are performed using bit set or clear (BSET, BCLR) instructions.

In many cases, instructions found in other micro-

controllers are provided as subsets of more power-13.1.3 External Memory Data Access ful instructions in the ST10x166. This allows the

Byproviding Von-Neumann memory architecture same functionality to be provided iledecreasing and by providing hardware to detect access to inthe hardware required and decreasindecode complexity. In order to aid assembly programming, ternal RAM, GPRs, and SFRs, special instructions these instructions, familiar from other microcontrolare not required to load data pointers or explicitly load and store external data. See chapter 6 for a lers, can be built in macros. Thelfowingsubsections describe methods of providing the function of detailed description of data addressing modes. these common instructions.

Other µC		ST10x166		Function
CLR	Rn	AND	Rn, #0h	Clear Register
CPLB	Bit	BMOVN	Bit, Bit	Complement Bit
DEC	Rn	SUB	Rn, #1h	Decrement Register
INC	Rn	ADD	Rn, #1h	Increment Register
SWAPB	Rn	ROR	Rn, #8h	Swap Bytes in Word

Table 13-1. Instruction Equivalents

13.2 MULTIPLICATION AND DIVISION

sequence after COPYL are only required if the current routine could have interrupted a previous rou-Multiplicationand division of words andouble words is provided through multiple cycle instructine which contained a MUL or DIV instruction. The tions implementing a Booth algorithm. Each in-MDC register is also saved because it is possible struction implicitly uses the 32-bit MD register that a previous routine's Multiply or Divide instruc-(MDL-low 16 bits, MDH-high 16 bits). Whenever tion was interrupted while in progress. In this case either half of this register is written into, the MDRIU the information about how to restart the instruction flag (Multiply or Divide Register In Use) in the MDC is contained in this register. The MDC register register is set. It is cleared whenever the MDL reg- must be cleared to be correctilyitialized for a subister is read. Because an interrupt can be acknow- sequent multiplication or division. ledged before the MD register contents are saved, START: MULU R1. R2 this flag is required to alert interrupt routines (which Multiply 16x 16 unsigned, Sets require the use of the multipdivide hardware) of :MDRIV. state preserved in the MD register. This register, JNB V, COPYL however, must only be saved when an interrupt ;Test for only 16-bit result. routhe requiresuse of the MD register and a previous task has not saved the current result. This MOV R3. MDH flag is easily tested by the Jump on Bit instructions; Move high portion of MD. Multiplications simply performed by specifying the COPYL: MOV R4, MDL correct signed or unsigned version of the instruc-Move low portion of MD. Clears tion. The result is then stored in the MD register. ;MDRIV. The overflow flag (V) is set if the result from a mul-tiply or divide instruction is greater than 16 bits.;Test if MD registers were saved. This flag can then be used to determine whether SAVED, DONE POP MDL both word halves of the MD register must be transferred from the MD register. One must first move ;Restore registers. the high portion of the MD register into the register POP MDH file or memory to ensure that the MDRIU flag re-POP MDC flects the correct state. DONE: The followinginstruction sequence performs an any instruction unsigned 6 by 16-bit mulplication: MDRIU,START SAVE: JNB To perform division, the user must first move the ;Test if MD was in use. dividendinto the MD register. If a 16/16 bit division SCXT MDC, #0 is specified, only the low portion of the MD register ;Save and clear control register must be loaded. The result is also stored in the MD ;(only required if multiply or ;diregister. The low portion of the MD register, MDL, vide instruction was interrupted). contains the integer result of the division while the BSET SAVED

;Save indication of stored state.

PUSH MDH ;Save previous MD contents.

PUSH MDL

;on system stack.

high portion of the MD register, MDH, contains the remainder.

Note: The above save sequence and the restore

The overflow flag V is set if the result can not be represented in a word data type. One must first copy the high portion of the MD register result into the register file or memory to ensure that the MDRIU flag is set correctly, but one may write to either half of the MD register to set the MDRIU flag. The following instruction sequence performs a 32 by 16 bit division:



MOV MDH. R1 ;Move dividend to MD register, ;Sets MDRIV. MOV MDL, R2 ;Move low portion to MD. DIV R3 ;Divide 32/16 signed, R3 holds ;the divisor. JB V. ERROR :Test for divide overflow. MOV R3, MDH ;Move remainder to R3. MOV R4. MDL ;Move integer result to R4, :Clears MDRIV.

Two types of stacks are provided in the ST10x166. The first type is used implicitly by the system and is contained in the internal RAM. The second type provides stack access to the user in either the internal or external memory. Both stack types grow from high memory addresses to low memory addresses and are described in thelfowingsubsections.

13.4.1 Internal System Stack

A system stack is provided to store return vectors, segment pointers, and processor status for procedures and interrupt routines. A system register, SP, points to the top of the stack. This pointer is decremented when data is pushed onto the stack and incremented when data isopped.

Whenever a multiply or divide instruction is inter-The internal system stack can also be used to temrupted while in progress, the MULIP flag in the porarily store data between subroutines or tasks. PSW of the interrupting routine is set. When the in- instructions are provided to push or pop registers terrupt routine is exited with the RETI instruction, on/from the system stack. However, in most cases this bit is implicitly tested before the old PSW is the register banking scheme provides the best per-popped from the stack of MIII IP = '1' the interpopped from the stack. If MULIP = '1', the interrupted multiply/divide instruction will then be comNote: THE SYSTEM STACK PERMITS STORpleted after the RETI instruction has been AGE OF WORDS ONLY. Bytes can be stored on executed.

the system stack, but must be extended to words Interrupt routines which require the use of the mul-first. One must also consider that only even byte tiply/divide hardware MUST first push and then addresses can be stored in the SP register (LSB of clear the MDC register before starting a multiply/di-SP is always '0').

vide operation if a multiply/divide instruction was inDetection of stack overflow/underflow is supported progress in the interrupted routine (MULIP = '1'). by two registers, STKOV (Stack Overflow Pointer) The MDC register holds state of the interrupted and STKUN (Stack Underflow Pointer). Specific multiply/divide instruction which is necessary in orsystem traps (Stack Overflow trap, Stack Underder to complete the instruction properly after theflow trap) will be entered henever the SP reaches RETI instruction. The old MDC contents must be either boundaryspecified in these pointer regispopped from the stack before the RETI instruction ters. is executed.

13.3 BCD CALCULATIONS

No direct support for BCD calculation sisvided in the ST10x166. BCD calculations are performed data types, performing the desireal culation sising standard data types. Due to tlee hanced per-

nary isenhanœd by multiple bit shift instructions. When a value is MOVED into the Stack Pointer, son to instructionship would apport BCD data types while nadditionahardware is required.

13.4 STACK OPERATIONS

The contents of the Stack Pointer are always compared to the contents of the Overflow register wheneverthe SP is DECREMENTED either by a Call, Push, or Subtract instruction. An Overflow Trap will be entered when the SP value is less than the value in the Stack Overflow register

by converting between BCD data types and binary The Stack Pointer value is compared to the contents of the Underflow register whenever the SP is INCREMENTED either by a Return, Pop, or Add formance of division instructions, one can quicklyinstruction. An Underflow Trap will be entered convert from binary to BCD through divisions by 10when the SP value is greater than the value in the of binary data types. Conversion from BCD to bi- Stack Underflow register.

Thus, similar performance is achieved in compari- NO check against the Overflow/Underflow registers is performed.

> 13.4.1.1 USE OF STACK UNDERFLOW/OVERFLOW REGISTERS



In many cases, he user will place a Sftware Replete, the boundarypointers are updated to reflect set (SRST) instruction in the stack underflow and the newly allocated space on the internal stack. overflow trap service routines indicating a fatal er-Thus, the user is free to write code without concern ror. However, it is also possible to use the stack un- for the internal stack limits. Only the execution time derflow and stack overflow registers to cache required by the trap routines is seen by user proportions of a larger external stack. Theshnique grams.

places only the portion of the system stack cur-Because of circular stacking, data accessed at the rently being used in the internal memory, thus al-boundary limits of the internal stack is accessed as lowing a greater portion of the internal RAM to be if no boundary existed. When data is pushed beused for program data or register banking. yond the bottom of the internal memory (location

This basic technique allows data to be pushed untilFA00h), the data actually is pushed at the top of the overflow boundary of the internal stack is the allocated stack space (e.g. location FBFEh reached. At this point a portion of the stacked data where 256 words have been allocated for the must be saved in the external memory to create stack). Thus, the internal access pointer wraps space for further stack pushes. This is called stackaround the internal stack as specified by the stack flushing. When executing a number of return or size in the SYSCON register. The stack pointer alpop instructions, the upperoundary(since the ways points to the virtual location in the external stack empties upward to higher memory locations)memory. The boundary pointers, STKOV and is reached. The entries that have been previously STKUN, also point to the external virtual stack losaved on the external memory must now be re- cations.

stored. This is called stack filling. Because proce-The followingprocedure is required uponitialiadure call instructions do not continue to nest ion of the controller: indefinitely and return instructions are interspersed.

with calls, flushing and filling normally occur very¹) infrequently. If this is not true for a given program environment, this technique should not be used because of the overhead of flushing and filling. 2)

To avoid movement of data that remains internally on the stack during flushing and filling, a circular stack mechanism has been implemented by masking off the higher bits of the stack pointer. Thus, only portions of the internal RAM that are flushed 3) or filled need to be moved. Without this circular stacking, the user would have to move each entry that remained on the stack by the distance of the space being flushed or filled.

The circular stack technique requires that the inter-Following this procedure, the internal stack will fill nal stack be one of theoflowingsizes: 32, 64, 128 or 256 words.

will be approximately one quarter to one tenth the

size of the internal stack. Once the transfer is com-

Specify in the SYSCON register the size of the internal RAM to be dedicated to the system stack.

- Initialize two pointers in the internal data memory which specify the uppand lower bound ary of the external stack. These values are then tested in the stack underflow and overflow trap routines.
- Initialize the stack underflow pointer to the bottom of the external stack, and the overflow pointer to the value of the underflow pointer minus the size of the internal stack plus six words (for the reserved space).

until the ovelfow pointers reached. After entry to the overflow trap procedure, the top of the stack will be copied out to the external RAM. The internal When a boundary is reached, the stack underflow or overflow trap is entered where the user moves a pointers will then be modified to reflect the newly predetermined portion of the internal stack to or allocated space. After exiting from the trap procefrom the external stack. The amount of data trans- dure, the internal stack will wrap around to the top ferred is determined by the average stack space of the internal stack, and continue to grow until the required by routines and the frequency of calls, new value of the stack overflow pointer is reached. traps, interrupts, and returns. In most cases. this


ing the appropriate instructions when opping data vided. The following addressing modesallow implementation of user stacks:

Rb, [Rw+] or Rw, [Rw+]:

Post-increment Indirect Addressing: Used to 13.6.1 Passing P arameters on the System pop one byte or word from a user stack. This mode is onlyavailable for MOV instructions, and can specify any GPR as the user stack pointer.

[-Rw], Rb or [-Rw], Rw:

Pre-decrement Indirect Addressing: Used to push one byte or word onto a user stack. This mode is onlyavailable for MOV instructions, and can specify any GPR as the user stack pointer.

Rb, [Rw+] or Rw, [Rw+]:

Post-increment Index Register Indirect Addressing: Used to pop one byte or word from a head. user stack. This mode is available to most instructions, but only GPRs R0-R3 can be specified as the user stack pointer.

13.5 REGISTER BANKING

tremely fast method of switching user context. A turns to the calling program. single machine cycle instruction saves the old bank and enters a new register bank. Each register

bank may assign up to 16 registers. Each register 13.6.2 Cross Segment Subroutine Calls bank should be allocated during coding based on Calls to subroutines in different segments require area, each bank pointer is then assigned. Thus, stack. upon entry to a new task, theppropriatebank

stores the previous task's register bank.

13.6 PROCEDURE CALL ENTRY AND EXIT

User stacks provide the ability to create task spe- To support modular coding, a procedure mechacific data stacks and to off-load data from the sys- nism is provided to allow coding of frequently used tem stack. The user may push both bytes and portions of code into subroutines. The CALL and words onto a user stack, but is responsible for us-RET instructions store and restore the value of the Instruction Pointer (IP) on the system stack before from the specific user stack. No hardware detec- and after a subroutine is executed. One must also tion of overflow or underflow of a user stack is pro-ensure that any data pushed onto the system stack during execution of the subroutinepispedbefore the RET instruction is executed.

Stack

Parameters may be passed on the system stack through PUSH instructions before the subroutine is called, and POP instructions during execution of the subroutine. Base plus offset indirect addressing also permits access to parameters without popping these parameters from the stack during execution of the subroutine. Indirect addressing provides a mechanism of accessing data referenced by data pointers which are passed to the subroutine.

In addition, two instructions have been implemented to allow one parameter to be passed on the system stack withoadditionaboftware over-

The PCALL (push and call) instruction first pushes the 'reg' operand and the IP contents on the system stack and then passes control to the subroutine specified by the 'caddr' operand.

When exiting from the subroutine, the RETP (return and pop) instruction first pops the IP and then Register banking provides the user with an ex- the 'reg' operand from the system stack and re-

the needs of each task. Once the internal memory has been partitioned into a register bank space, in-ternal stack space, and a global internal memory ternal stack space and a global memory ternal stack space an

pointer is used as the operand of the SCXT (switch Upon return from the subroutine, a RETS (return context) instruction. Upon exit from a task, a simple from inter-segment subroutine) instruction must be POP instruction to the context pointer (CP) re- used to restore both the CSP and IP. This ensures that the next instruction after the CALLS instruction is fetched from the correct segment. It is possible to use CALLS within the same segment, but two words of the stack are still used to store both the IP and CSP.

13.6.3



Providing Local Registers for Subroutines

For subroutines which require local storage, the followingmethods are provided:

- Alternate Bank of Registers: Upon entry to a subroutine, it is possible to specify a new set of local registers by executing a SCXT (switch context) instruction. This mechanism does not provide a method to recursively call a subroutine.
- Saving and Restoring of Registers: To provide local registers, one can push the contents of the registers which are required for use by the subroutine, and pop the previous values before returning to the calling routine. This is the most common echnique used today and it does provide a mechanism to support recursive procedures. This method, however, requires two machine cycles per register stored on the system stack (one cycle to PUSH the register, and one to POP the register).

Use of the System Stack for Local Registers: It is possible to use the SP and CP to set up local subroutine register frames. This allows subroutines to dynamically allocate local variables as needed in two machine cycles. To allocate a local frame one simply subtracts the number of required local registers from the SP, and then moves the value of the new SP to the CP. This operation is supported through the SCXT (switch context) instruction with the addressing mode 'reg, mem'. Using this instruction one can save the old contents of the CP on the system stack and move the value of the SP into CP (see example in figure 13.1). Each local register is then accessed as if it was a normal register. Note that the system stackgsowing downwardswhile the register bank growing upwards.

Upon exit from the subroutine, one first restores the old CP bpoppingit from the stack, and then simply adds the number of local registers used to the SP to restore the allocated local space back to the system stack.



Figure 13-1. Local Registers



13.7 TABLE SEARCHING

A number of features have beeincludedto decrease the execution time required to search ta- accesses of SFRs or bit operationis including first iteration of the loop. Second, in nsequentially searched tables, thenhanced performance of the ALU allows more complicated hash algo-been made bit addressable to allow user semaauto-increment indirect addressing mode and the ing of user specific bits and editionally ranching E (end of table) flag stored in the PSW decrease based on these specific bits.

the number of overhead instructions executed in It is recommended that fields of bits in control the loop. Below, two examples illustrate searching SFRs are updated using the BFLDH and BFLDL ordered tables and non-ordered tables, respec- instructions to avoid undesired intermediate tively:

MOV R0. #BASE :Move table base into R0. LOOP: CMP R1, [R0+]

;Compare target to table entry. JMPA cc_SGT, LOOP

;Test whether target has :not been found.

Note: The last entry in the table must be greater than the largest possible target.

MOV R0, #BASE ;Move table base into R0. LOOP: CMP R1, [R0+] ;Compare target to table entry.

JMPA cc_NET, LOOP ;Test whether target is not ;found AND the end of table has not :been reached.

Note: The last entry in the table must be equal to the lowest signed integer (8000h).

13.8 PERIPHERAL CONTROL AND INTERFACE

All communication betweeperipheralsand the from the internal memory, or by explicitly address-priority level. Traps are enterendegardles of the als. After resetting the ST10x166, all peripherals routine is entered, the state of the machine is pre-(except Watchdog Timer) are disabled and initial- served on the system stack and a branch to the apized to default values. To program a desired con- propriate trap/interrupt vector is made. This figuration of a specificeripheral one uses MOV instructions of either constants or memory valuesAll trap and interrupt routines require use of the trol flags through bit instructions.

Once in operation, the eripheal operates autonomously until an end condition is reached at whichto the location where the trap or interrupt occurred.

time it requests a PEC transfer or requests CPU servicing through an interrupt routine. One can also poll information from peripherals through read bles. First, branch delays are eliminated after the branch tests on specific control bits in SFRs. To ensure proper allocation operipherals among multiple tasks, a portion of the internal memory has rithms to be processed to obtain better table distri-phores. Instructions have also been provided to bution. For sequentially searched tables, the lock out tasks through software by setting or clear-

> modes of operation which can occur when AND-OR instruction sequences are used.

13.9 FLOATING POINT SUPPORT

All floating point perations are performed using software. Standard multiple precision instructions are used to perform calculations on data types that exceed the size of the ALU. Multiple bit rotate and logic instructions allow easy masking and extracting of portions of floating point numbers.

To decrease the time required to perform floating pointoperationstwo hardware features have been implemented in the core CPU. The first aids in normalizing floating point numbers by indicating the position of the first set bit in a GPR. One can then use this result to rotate the floating point result accordingly. The second feature aids in properly roundingthe result of normalized floating point numbers through the overflow (V) flag in the PSW. This flag is set when a one is shifted out of the carry bit. The overflow flag and the carry flag are then used to round the floating point result based on the desiredroundingalgorithm.

13.10 TRAP/INTERRUPT ENTRY AND EXIT

Interrupt routines are entered when a requesting CPU is performed either by PEC transfers to and interrupt has a priority higher than the current CPU ing the SFRs associated with the specific peripher- current CPU priority. When either a trap or interrupt sequence is described in detail in chapter 7.

to specific SFRs. One can also alter specific con- RETI (return from interrupt) instruction to exit from the called routine. This instruction restores the sys-

tem state from the system stack and then branches



NOTES :





APPENDIX A

INSTRUCTION SET

Α. ΙΝΣΤΡΥΧΤΙΟΝ ΣΕΤ

Section A.2 of the appendix of the ST10x166 User Manual contains a defiled description of the ST10x166 instructions ialphabetcal order. Basic items of this descriptional part are defined in the high levellanguageconstruct. A brief verbal defollowingsection A.1

Α.1 Δεφινιτιονσ

This secton defines and explainistems which are mentioned in each single instruction description: Instruction name, syntax, operational description, data type, condition flags, addressing modes, for- \leftarrow mats and number of bytes.

Α.1.1 Ινστρυχτιον Ναμε

Specifies the mnemonic opcode of the instruction, in oversized bold letteng for easy reference. The mnemonics have been chosen with regard to the ^ particular operation which is performed by the $\sqrt{}$ specified instruction. Æ

A.1.2 Σψνταξ

Specifies the mnemonic opcode and the guired mo formal operands of the instruction as used in the following subsection 'Operation'. There are instructions with either none, one, two or three oper-Movadix οπερατιονσ:

ands which must be separated from each other by

commas :

MNEMONIC {op1 {,op2 {,op3 } } }

tion dependson the selected addressing mode. All of the addressing modes ailable are summarized at the end of each single instruction description. In contrast to the syntax for the instructions described in theoflowing, the ST10x166 assembler provides much morelefkibility in writing ST10x166 programs (e.g. by generic instructions and by automatically selecting appropriate addressing modes whenever possible), and thus it eases the use of the instruction set.

Α.1.3 Οπερατιον / Δεσχριπτιον

This part presents a logical description of the operation performed by an instruction by means of a scription of the operation of the instruction is additionally provided.

The followingsymbols are used to represent data movement, arithmetic or logical operators.

<i>,</i> , ,			
(oπΞ)		οπερατορ	(οπΨ)
(opY)	is	MOçE∆ into	(opX)
(opX)	is	$A\Delta\Delta E\Delta$ to	(opY)
(opY)	is	$\Sigma YBTPAXTE\Delta$ from	(opX)
(opX)	is	ΜΥΛΤΙΠΛΙΕΔ by	(opY)
(opX)	is	ΔΙςΙΔΕΔ by	(opY)
(opX)	is	logicallyAN∆ed with	(opY)
(opX)	is	logicallyOP ed with	(opY)
(opX)	is	logically $E \equiv X \land Y \Sigma I \subseteq E \land \Psi$ OP ed with	(opY)
(opX)	is	XOMПAPE∆ against	(opY)
d (opX)	is	divideð/ΙΟΔΥΛΟ	(opY)

οπερατορ (opX) is logically XOMΠΛΕΜΕΝΤΕΔ

 \Leftrightarrow

Missing or existing parentheses signify whether The syntax for the actual operands of an instruc- the used operand specifies an immediate constant value, an address or a pointer to an address as follows:

орХ	Specifies the immediate
	constant value of opX

- (opX) Specifies the contents of opX
- Specifies the contents of (opXn) bit n of opX
- Specifies the contents of the ((opX)) contents of opX

(this means that opX is used as pointer to the actualperand)

 $(0\pi \Xi)$

In addition to the formadperandsop1, op2 and op3 which have already been introduced in sub- This part reflects the state of the N, C, V, Z and E section A.1.2 (Syntax) the following operates will be used in the operational description:

Context Pointer register
Code Segment Pointer register
Instruction Pointer
Multiply/Divide register (32 bits wide, consists of MDH and MDL)
Multiply/Divide Low and High registers (each 16 bit wide)
Program Status Word register
System Stack Pointer register
System Configuration register
Carry condition flag in the PSW register
Overflow condition flag in the PSW register
Segmentation Disable bit in the SYSCON register
Temporary variable for an intermediate storage of the number of shift or rotate cycles which remain to complete the shift or rotate operation
Temporary variable for an intermediate result
Constant values due to the data format of the specified operation

Α.1.4 Δατα Τψπεσ

This part specifies the particular data type according to the instruction. Basically, tloel 6 wingdata types are possible:

BIT, BYTE, WORD, DOUBLE WORD

Except for those instructions which extend byte data to word data, all instructions have only one particular data type. Note that the data types mentioned in this subsection do not consider accesses to indirect address pointers or to the system stack which are always performed with word data. Moreover, no data type is specified for System Control Instructions and for those of the branch instructions which do not access any explicitly addressed data.

Α.1.5 Χονδιτιον Φλαγσ

flags in the PSW register which is the state after execution of the correspinding instruction except if the PSW register itself was specified as the destination operand of that instruction (see Note).

The resulting state of the flags is represented by symbols as follows:

- (*) The flag is set due to thellowingstandard rules for the corresponding flag:
 - N = 1 : MSB of the result is set
 - N = 0: MSB of the result is not set
 - C = 1 : Carry occured during operation
 - C = 0 : No Carry occured duringperation
 - V = 1: Arithmetic Overflow occured during operation
 - V = 0: No Arithmetic Overflow occured during operation
 - Z = 1 : **Result equals zero**
 - Z = 0 : Result does not equal zero
 - E = 1 : Source operand represents the lowest negative number (either 8000h for word data or 80h for byte data)
 - Source operand does not represent E = 0 : the lowest negative number for the specified data type
 - 'S' The flag is set due to rules which deviate from the just described standard. For more details see section A.2 or the description of the ALU status flags in section 6.3.2.1
 - ٤.) The flag is not affected by the operation.
 - **'O**' The flag is cleared by the operation.
 - 'NOR' The flag contains the logical NORing of the two specified bit operands.
 - 'AND' The flag contains the logical ANDing of the two specified bit operands.
 - 'OR' The flag contains the logical ORing of the two specified botperands



- 'XOR' The flag contains the logical XORing of the two specified bit operands.
- **'B'** The flag contains the original value of the specified bit operand.
- ί**R**΄ The flag contains the mplemented value of the specified bit operand.

Νοτε :

If the PSW register was specified as the destina- addressing modes arevailable for the required the PSW register is modifiedependingon the data format of the instruction as follows:

ten with the word result. For byteperations the non-addresed byte iscleared and the addresed

selected as destination bits, they stay macged. This means that they keep the state after execution of the previous instruction.

In any case, if the PSW was the deistation oper and of an instruction, the PSW flags do NOT represent the condition flags of this instruction as usual.

Α.1.6 Αδδρεσσινγ Μοδεσ

This part specifies which combinations of different tion operand of an instruction, the condition flagsoperands. Mostly, the selected addressing mode can not be interpreted as just described, because combination is specified by the opcode of the corresponding instruction. However, there are some arithmetic and logical instructions where the ad-For word operations, the PSW register is overwrit- dressing mode combination is not specified by the (identical) opcodes but by particular bits within the operand field.

byte is overwritten. For bit or bit-field operations on The addressing modes are described in detail in the PSW register, only the specified bits are modi- section 6.2

fied. Supposed that the condition flags were not





Α.1.7 Φορματ

This part specifies the format of the instructions as it is represented in the ASM166 assembler listing. QQ Figure A.1 shows the reference between the instruction format representation of the assembler rr and the corresponding internal organization of such an instruction format (N = nibble = 4 bits). Symbols are used as follows to describe the instruction formats:

00h through FFh : Instruction Opcodes

0, 1	: Constant Values	#ł
:	: Each of the 4 characters immediatelyfollowing colon represents a single bit	@
:ii	: 2-bit short GPR address (Rwi)	IVI
:SS	: 2-bit code segment number (seg)	#1
:.###	: 3-bit immediate constant (#data3)	•
C	: 4-bit condition code specifi- cation (cc)	A S
n	:4-bit short GPR address (Rwn or Rbn)	5 bj ti
m	:4-bit short GPR address (Rwm or Rbm)	b
q	: 4-bit position of the source bit within the word specified by QQ	A T
Z	: 4-bit position of the destin- ation bit within the word specified by ZZ	tie al

#	: 4-bit immediate constant (#data4)
IS	(maala+)
. QQ	: 8-bit word address of the source bit (bitoff)
^{er} rr	: 8-bit relative target address word offset (rel)
RR	: 8-bit word address reg
zz	: 8-bit word address of the destination bit (bitoff)
##	: 8-bit immediate constant (#data8)
@@	: 8-bit immediate constant (#mask8)
MM MM	: 16-bit address (mem or caddr; low byte, high byte)
## ##	: 16-bit immediate constant (#data16; low byte, high byte)

Α.1.8 Νυμβερ οφ Βψτεσ

Specifies the size of an instruction in bytes. All ST10x166 instructions consist of either 2 or 4 bytes. Regardingthe instruction size, all instructions can be classified as either single word or double word instructions.

A.2 $\Sigma IN\Gamma \Lambda E IN\Sigma TPYXTION \Delta E\Sigma XPIIITION$

The following section contains a detailled description of each single instruction of the ST10x166 in alphabetical order.



$A\Delta\Delta$

 $A\Delta\Delta$

Ιντεγερ Αδδιτιον

A $\Delta\Delta$ o π 1, o π 2

OPERATION (op1)⇐ (op1) + (op2)

DATA TYPES WORD

Performs a 2's complement binary addition of the source operand specified by op2 and the destination operand specified by op1. The sum is then stored in op1.

FLAGS	Е	Z	V	С	Ν

- E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
- Z Set if result equals zero. Cleared otherwise.
- V Set if an arithmetic overflow occurred, i.e. the result can not be represented in the specified data type. Cleared otherwise.
- C Set if a carry is generated from the most significant bit of the specified data type. Cleared otherwise.
- N Set if the most significant bit of the result is set. Cleared otherwise.

	ΒΣΟ/Τασκινγ			
Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
ADD	ADD	Rw _h ,Rw _m	00 nm	2
ADD	ADD	Rw _h ,[Rw]	08 n:10ii	2
ADD	ADD	Rw _h ,[Rw+]	08 n:11ii	2
ADD	ADD	Rw _h ,#data ₃	08 n:0###	2
ADD	ADD	reg,#data ₆	06 RR ## ##	4
ADD	ADD	reg,mem	02 RR MM MM	4
ADD	ADD	mem,reg	04 RR MM MM	4



$A\Delta\Delta B$

 $A\Delta\Delta B$

Ιντεγερ Αδδιτιον

A $\Delta \Delta B$ o $\pi 1$, o $\pi 2$

OPERATION (op1)⇐ (op1) + (op2)

DATA TYPES BYTE

Performs a 2's complement binary addition of the source operand specified by op2 and the destination operand specified by op1. The sum is then stored in op1.

FLAGS	Е	Z	v	С	Ν

- E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
- Z Set if result equals zero. Cleared otherwise.
- V Set if an arithmetic overflow occurred, i.e. the result can not be represented in the specified data type. Cleared otherwise.
- C Set if a carry is generated from the most significant bit of the specified data type. Cleared otherwise.
- N Set if the most significant bit of the result is set. Cleared otherwise.

Μνεμονιχ	ΒΣΟ/Τασκινγ Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
ADDB	ADD	Rw,Rw _m	01 nm	2
ADDB	ADD	Rw _i ,[Rw _i]	09 n:10ii	2
ADDB	ADD	Rwi,[Rwi+]	09 n:11ii	2
ADDB	ADD	Rwn,#data ₃	09 n:0###	2
ADDB	ADD	reg,#data ₆	07 RR ## ##	4
ADDB	ADD	reg,mem	03 RR MM MM	4
ADDB	ADD	mem,reg	05 RR MM MM	4



ΑΛΛΧ

$A\Delta\Delta X$

Ιντεγερ Αδδιτιον ωιτη Χαρρψ

ADDX $o\pi 1, o\pi 2$

OPERATION (op1) ⇐ (op1) + (op2) + (C)

DATA TYPES WORD

Performs a 2's complement binary addition of the source operand specified by op2, the destination operand specified by op1 and the **pres**ly generated carry bit. The sum is then stored in op1.

This instruction can be used to perform multiple precision arithmetic.

FLAGS

E	Z	V	С	Ν	
*	S	*	*	*	

- E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
- Z Set if result equals zero and previous Z flag was set. Cleared otherwise.
- V Set if an arithmetic overflow occurred, i.e. the result can not be represented in the specified data type. Cleared otherwise.
- C Set if a carry is generated from the most significant bit of the specified data type. Cleared otherwise.
- N Set if the most significant bit of the result is set. Cleared otherwise.

Muquatra	ΒΣΟ/Τασκινγ	0-0-0-0-0-5-	A aauar a	Dura
Μνεμονιχ	Μνεμονιχ	Οπερανόδ	Φορματ	Βψίεο
ADDC	ADDC	Rwh,Rwm	10 nm	2
ADDC	ADDC	Rw _h ,[Rw _i]	18 n:10ii	2
ADDC	ADDC	Rw _h ,[Rw _i +]	18 n:11ii	2
ADDC	ADDC	Rw _h ,#data ₃	18 n:0###	2
ADDC	ADDC	reg,#dat a 6	16 RR ## ##	4
ADDC	ADDC	reg,mem	12 RR MM MM	4
ADDC	ADDC	mem,reg	12 RR MM MM	4



ΑΔΔΧΒ

ΑΔΔΧΒ

Ιντεγερ Αδδιτιον ωιτη Χαρρψ

ADDIA $o\pi 1, o\pi 2$

OPERATION $(op1) \leftarrow (op1) + (op2) + (C)$

DATA TYPES BYTE

Performs a 2's complement binary addition of the source operand specified by op2, the destination operand specified by op1 and the **pres**ly generated carry bit. The sum is then stored in op1. This instruction can be used to perform multiple precision arithmetic.

FLAGS

Е	Z	V	С	Ν
*	S	*	*	*

- E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
- Z Set if result equals zero and previous Z flag was set. Cleared otherwise.
- V Set if an arithmetic overflow occurred, i.e. the result can not be represented in the specified data type. Cleared otherwise.
- C Set if a carry is generated from the most significant bit of the specified data type. Cleared otherwise.
- N Set if the most significant bit of the result is set. Cleared otherwise.

	ΒΣΟ/Τασκινγ				
Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ	
ADDCB	ADDC	Rw,Rwm	11 nm	2	
ADDCB	ADDC	Rw _i ,[Rw _i]	19 n:10ii	2	
ADDCB	ADDC	R ӎ,[Rӎ+]	19 n:11ii	2	
ADDCB	ADDC	Rw,,#data₃	19 n:0###	2	
ADDCB	ADDC	reg,#data ₆	17 RR ## ##	4	
ADDCB	ADDC	reg,mem	13 RR MM MM	4	
ADDCB	ADDC	mem,reg	15 RR MM MM	4	



ANΔ

$AN\Delta$

Logical AND

...

AN Δ o π 1, o π 2

OPERATION (op1) ← (op1) ∧ (op2)

DATA TYPES WORD

Performs a bitwise logical AND of the source operand specified by op2 and the destination operand specified by op1. The result is then stored in op1.

FLAGS

E	Z	v	C	N
*	*	0	0	*

• •

- E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
- Z Set if result equals zero. Cleared otherwise.

~

- V Always cleared.
- C Always cleared.
- N Set if the most significant bit of the result is set. Cleared otherwise.

Μνεμονιχ	ΒΣΟ/Τασκινγ Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
AND	AND	, Rw _h ,Rw _m	60 nm	2
AND	AND	Rw _h ,[Rw _i]	68 n:10ii	2
AND	AND	Rw _h ,[Rw _i +]	68 n:11ii	2
AND	AND	Rw₀,#data₃	68 n:0###	2
AND	AND	reg,#data ₆	66 RR ## ##	4
AND	AND	reg,mem	62 RR MM MM	4
AND	AND	mem,reg	64 RR MM MM	4



ΑΝΔΒ

ΑΝΔΒ

Logical AND

...

AN ΔB o $\pi 1$, o $\pi 2$

OPERATION (op1)⇐ (op1)∧ (op2)

DATA TYPES BYTE

Performs a bitwise logical AND of the source operand specified by op2 and the destination operand specified by op1. The result is then stored in op1.

FLAGS

E	Z	v	C	N
*	*	0	0	*

• •

- E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
- Z Set if result equals zero. Cleared otherwise.

~

- V Always cleared.
- C Always cleared.
- N Set if the most significant bit of the result is set. Cleared otherwise.

INSTRUCTION FORMAT

	ΒΣΟ/Τασκινγ			
Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
ANDB	AND	Rw _h ,Rw _m	61 nm	2
ANDB	AND	Rw _i ,[Rw _i]	69 n:10ii	2
ANDB	AND	Rw,[Rw+]	69 n:11ii	2
ANDB	AND	Rw,,#data ₃	69 n:0###	2
ANDB	AND	reg,#data ₆	67 RR ## ##	4
ANDB	AND	reg,mem	63 RR MM MM	4
ANDB	AND	mem,reg	65 RR MM MM	4



ΑΣΗΡ

ΑΣΗΡ

Αριτημετιχ Σηιφτ Ριγητ

A Σ HP o π 1, o π 2

OPERATION (count) (op2)

 $\begin{array}{l} (V) \Leftarrow 0 \\ (C) \Leftarrow 0 \\ DO \ WHILE \ (count) \not = 0 \\ (V) \Leftarrow (C) \lor (V) \\ (C) \Leftarrow (op1_0) \\ (op1_n) \Leftarrow (op1_{n+1})n=0 \ to \ 14 \\ (count) \Leftarrow (count) - 1 \end{array}$ END WHILE

DATA TYPES WORD

Arithmetically shifts the destination word operand op1 right by as many times as specified in the source operand op2. To preserve the sign of **dhig** in abperand op1, the most significant bits of the result are filled with zeros if tiginalMSB was a 0 or with ones if the originalMSB was a 1. The Overflow flag is used as Roundingflag. The LSB is shifted into the Carry. Only shift values between 0 and 15 are allowed. When using a GPR as the count control, only the least significant 4 bits are used.

FLAGS	Е	Z	V	С	Ν
	0	*	S	S	*

- E Always cleared.
- Z Set if result equals zero. Cleared otherwise.
- V Set if in any cycle of the shift operation a 1 is shifted out of the Carry flag. Cleared for a shift count of zero.
- C The Carry flag is set according to the last LSB shifted out of op1. Cleared for a shift count of zero.
- N Set if the most significant bit of the result is set. Cleared otherwise.

INSTRUCTION FORMAT

Μνεμονιχ	ΒΣΟ/Τασκιν Μνεμονιχ	γ Οπερανδσ	Φορματ	Βψτεσ
ASHR	ASHR	Rw _h ,Rw _m	AC nm	2
ASHR	ASHR	Rw₁,#data₄	BC #n	2



$BAN\Delta$

$BAN\Delta$

Βιτ Λογιχαλ ΑΝΔ

BAN Δ o π 1, o π 2

OPERATION (op1)⇐ (op1)∧ (op2)

DATA TYPES BIT

Performs a single bit logical AND of the source bit specified by operand op2 with the destination bit specified by operand op1. The ANDed result is then stored in op1.

0	NOR	OR	AND	XOR

- E Always cleared.
- Z Contains the logical NOR of the two specified bits.
- V Contains the logical OR of the two specified bits.
- C Contains the logical AND of the two specified bits.
- N Contains the logical XOR of the two specified bits.

	ΒΣΟ/Τασκινγ			
Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
BAND	AND	bitadd <u>r.</u> z,bitaddo.q	6A QQ ZZ qz	4



ΒΧΛΡ

ΒΧΛΡ

Βιτ Χλεαρ

ΒΧΛΡ οπ1

OPERATION (op1) ← 0

DATA TYPES BIT

Clears the bit specified in operand op1. This instruction is primarily uspect induced and system control.

FLAGS

Е	Z	V	С	Ν
0	B	0	0	В

- Е Always cleared.
- Ζ Contains the logical negation of the previous state of the specified bit.
- V Always cleared.
- С Always cleared.
- Ν Contains the previous state of the specified bit.

	ΒΣΟ/Τασκινγ			
Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
BCLR	BCLR	bitadd <u>r.</u> q	qE QQ	2



ВХМП

ВХМП

Βιτ το Βιτ Χομπαρε

BXMΠ οπ1, οπ2

OPERATION (op1)⇔ (op2)

DATA TYPES BIT

Performs a single bit comparison of the source bit specified by operand op1 to the source bit specified by operand op2. No result is written by this instruction. Ontentbetion codes are updated.

FLAGS

E	Z	V	С	Ν
0	NOR	OR	AND	XOR

- E Always cleared.
- Z Contains the logical NOR of the two specified bits.
- V Contains the logical OR of the two specified bits.
- C Contains the logical AND of the two specified bits.
- N Contains the logical XOR of the two specified bits.

BCMP	CMP	bitadd <u>z</u> ,z, bitaddo,g	2A QQ ZZ qz	4
Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
	ΒΣΟ/Τασκινγ			



 $B\Phi\Lambda\Delta H$

ΒΦΛΔΗ

Βιτ Φιελδ Ηιγη Βψτε

BΦΛ Δ H oπ1, oπ2, oπ3

OPERATION (tmp)⇐ (op1) (high byte (tmp))= ((high byte (tmp), ¬ op2)∨ op3) (op1)⇐ (tmp)

DATA TYPES WORD

Replaces those bits in the high byte of the destination word operand op1 which are selected by an '1' in the AND mask op2 with the bits at the exponding positions in the OR mask specified by op3.

Note: Bits which are masked off by a '0' in the AND mask op2 may be un**intent** at tered if the corresponding bit in the OR mask op3 contains a '1'.

FLAGS E Z V C N

- E Always cleared.
- Z Set if the word result equals zero. Cleared otherwise.
- V Always cleared.
- C Always cleared.
- N Set if the most significant bit of the word result is set. Cleared otherwise.

Management	ΒΣΟ/Τασκινγ	0	A	Durana
Μνεμονιχ	Μνεμονιχ	Οπερανόσ	Φορματ	Βψτεσ
BFLDH	BFLDH	bito t f, #mas	ks, #data₀ 1A QQ ## @ @	4



ΒΦΛΔΛ

ΒΦΛΔΛ

Bit Field Low Byte

BΦΛ Δ Λ oπ1, oπ2, oπ3

OPERATION (tmp)⇐ (op1) (low byte (tmp))⊨ ((low byte (tmp), ¬ op2)∨ op3) (op1)⇐ (tmp)

DATA TYPES WORD

Replaces those bits in the low byte of the destination word operand op1 which are selected by an '1' in the AND mask op2 with the bits at theresponding positions in the OR mask specified by op3.

Note: Bits which are masked off by a '0' in the AND mask op2 may be un**intent**ty at tered if the corresponding bit in the OR mask op3 contains a '1'.

FLAGS E Z V C N

- E Always cleared.
- Z Set if the word result equals zero. Cleared otherwise.
- V Always cleared.
- C Always cleared.
- N Set if the most significant bit of the word result is set. Cleared otherwise.

	ΒΣΟ/Τασκινγ		_	-
Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
BFLDL	BFLDL	bit o £f, #mas	ks, #datas 0A QQ @ @ ##	4



ΒΜΟς

ΒΜΟς

Bit to Bit Move

BMOς οπ1, οπ2

OPERATION (op1)⇐ (op2)

DATA TYPES BIT

Moves a single bit from the source operand specified by op2 into the desti**pation** specified by op1. The source bit is examined and the flags are updated **dirugh**.

FLAGS

E	Z	V	С	Ν
0	B	0	0	В

- E Always cleared.
- Z Contains the logical negation of the previous state of the source bit.
- V Always cleared.
- C Always cleared.
- N Contains the previous state of the source bit.

	ΒΣΟ/Τασκινγ			
Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
BMOV	MOV	bitadd <u>z</u> .z, bitaddo.g	4A QQ ZZ qz	4



ΒΜΟςΝ

ΒΜΟςΝ

Bit to Bit Move and Negate

BMOςN 0π1, 0π2

OPERATION (op1) ← ¬ (op2)

DATA TYPES BIT

Moves the complement of aisglebit from the sourceperand specified by op2 into the destination operand specified by op1. The source bit is examined and the flags are updated accodingly.

FLAGS

E	Z	V	С	Ν
0	B	0	0	В

- E Always cleared.
- Z Contains the logical negation of the previous state of the source bit.
- V Always cleared.
- C Always cleared.
- N Contains the previous state of the source bit.

BMOVN	BMOVN	bitaddr.z, bitaddo.	a 3A QQ ZZ qz	4
Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
	ΒΣΩ/Τασκινγ			



BOP

BOP

Βιτ Λογιχαλ ΟΡ

BOP οπ1, οπ2

OPERATION (op1)⇐ (op1)∨ (op2)

DATA TYPES BIT

Performs a single bit logical OR of the source bit specified by operand op2 with the destination bit specified by operand op1. The ORed result is then stored in op1.

0	NOR	OR	AND	XOR

- E Always cleared.
- Z Contains the logical NOR of the two specified bits.
- V Contains the logical OR of the two specified bits.
- C Contains the logical AND of the two specified bits.
- N Contains the logical XOR of the two specified bits.

Μνεμονιγ	ΒΣΟ/Τασκινγ Μνεμονιγ	Οπερανδσ	Φορματ	Βωτεσ
BOR	OR	, bitadd <u>z</u> .z, bitaddo.q	5A QQ ZZ qz	4



ΒΣΕΤ

ΒΣΕΤ

Bit Set

BΣET $o\pi 1$

OPERATION (op1) ← 1

DATA TYPES BIT

Sets the bit specifieth operand op1. This instruction is primarily used for ipheral and system control.

FLAGS

E	Z	V	С	Ν
0	B	0	0	В

- E Always cleared
- Z Contains the logical negation of the previous state of the specified bit.
- V Always cleared.
- C Always cleared.
- N Contains the previous state of the specified bit.

Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
BSET	BSET	bitadd _{o.a}	qF QQ	2



ΒΞΟΡ

ΒΞΟΡ

Βιτ Λογιχαλ ΞΟΡ

BEOP $o\pi 1, o\pi 2$

OPERATION (op1) \leftarrow (op1) \oplus (op2)

DATA TYPES BIT

Performs a single bit logical EXCLUSIVE OR of the source bit specified by operand op2 with the destination bit specified by operand op1. The XORed result is then stored in op1.

0	NOR	OR	AND	XOR

- E Always cleared.
- Z Contains the logical NOR of the two specified bits.
- V Contains the logical OR of the two specified bits.
- C Contains the logical AND of the two specified bits.
- N Contains the logical XOR of the two specified bits.

	ΒΣΟ/Τασκινγ			
Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
BXOR	XOR	bitadd <u>r</u> .z, bitaddo.q	7A QQ ZZ qz	4



ΧΑΛΛΑ

ΧΑΛΛΑ

Χαλλ Συβρουτινε Αβσολυτε

ΧΑΛΛΑ οπ1, οπ2

```
OPERATION IF (op1) THEN
```

```
(SP) ⇐ (SP) - 2
((SP)) ⇐ (IP)
(IP) ⇐ op2
```

next instruction

END IF

ELSE

If the condition specified by op1 is met, a branch to the absolute memory location specified by the second operand op2 is taken. The value of the instruction pointer, IP, is placed onto the system stack. Because the IP always points to the instructibor ingle branch instruction, the value stored on the system stack represents the return addresscal ting routine. If the ondition isnot met, no action is taken and the next instruction is executed normally.

CONDITION CODES See Table A.1.

FLAGS	Е	Z	V	С	Ν
	-	-	-	-	-

- E Not affected.
- Z Not affected.
- V Not affected.
- C Not affected.
- N Not affected.

CALLA	CALL	cc,caddr	CA c0 MM MM	4
Μνεμονιχ	ΒΣΟ/Τασκινγ Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ



Condition Codes

Χονδιτιον Χοδε Μνεμονιχσ χχ	Τεστ	Δεσχριππον	Χονδιτιον Χοδε Νυμβερ χ
cc_UC	1 = 1	Uncondional	0h
cc_Z	Z = 1	Zero	2h
cc_NZ	Z = 0	Not zero	3h
cc_V	V = 1	Overflow	4h
cc_NV	V = 0	No overflow	5h
cc_N	N = 1	Negative	6h
cc_NN	N = 0	Not negative	7h
C_C	C = 1	Carry	8h
cc_NC	C = 0	No carry	9h
cc_EQ	Z = 1	Equal	2h
cc_NE	Z = 0	Notequal	3h
cc_ULT	C = 1	Unsigned less than	8h
cc_ULE	(Z/C) = 1	Unsigned less than œqual	Fh
cc_UGE	C = 0	Unsigned greater than e qual	9h
cc_UGT	(Z _V C) = 0	Unsigned greater than	Eh
cc_SLT	(N ⊕V) = 1	Signed less than	Ch
cc_SLE	(Z⁄(N⊕V)) = 1	Signed less than or qual	Bh
cc_SGE	(N⊕V) = 0	Signed greater than or qual	Dh
cc_SGT	(Z _V (N⊕V)) = 0	Signed greater than	Ah
cc_NET	(Z/E) = 0	Not equal AND not end of table	1h

A-1. Condition Code Tests for Branch and Call Instructions



Α – Ινστρυχτιον Σετ

ΧΑΛΛΙ

Χαλλ Συβρουτινε Ινδιρεχτ

CALLI op1, op2

OPERATION IF (op1) THEN

ELSE

next instruction

END IF

If the condition specified by op1 is met, a branch to the location specified indirectly by the second operand, op2, is taken. The value of the instruction pointer, IP, is placed onto the system stack. Because the IP always points to the instruction winghe branch instruction, the value stored on the system stack represents the return address of the calling routine. If the condition is not met, no action is taken and the next instruction is executed normally.

ΧΑΛΛΙ

Condition Codes

See Table A.1.

FLAGS	Е	Z	V	С	Ν
	-	-	-	-	-

- E Not affected.
- Z Not affected.
- V Not affected.
- C Not affected.
- N Not affected.

CALLI	CALL	cc,[Rw]	AB cn	2
Μνεμονιχ	ΒΣΟ/Τασκιν Μνεμονιχ	ί Οπερανδσ	Φορματ	Βψτεσ



ΧΑΛΛΡ

ΧΑΛΛΡ

Χαλλ Συβρουτινε Ρελατιώε

ΧΑΛΛΡ οπ1

OPERATION (S

$(SP) \leftarrow (SP) - 2$ $((SP)) \leftarrow (IP)$ $(IP) \leftarrow (IP) + sign_extend (op1)$

A branch is taken to the location specified by the instruction pointer, IP, plus the relative displacement, op1. The displacement is a two's complement number which is sign extended and counts the relative distance in words. The value of the instruction pointer (IP) is placed onto the system stack. Because the IP always points to the instructioning the branch instruction, the value stored on the system stack represents the return address of the calling rouine. The value of the IP used in the target address calculation is the address of the instruction of the CALLR instruction.

FLAGS E Z V C N

- E Not affected.
- Z Not affected.
- V Not affected.
- C Not affected.
- N Not affected.

CALLR	CALL	rel	BB rr	2
Μνεμονιχ	ΒΣΟ/Τασκινγ Μνεμονιχ	΄ Οπερανδσ	Φορματ	Βψτεσ



ΧΑΛΛΣ

ΧΑΛΛΣ

Χαλλ Ιντερ-σεγμεντ Συβρουτινε

XAAAS $o\pi 1, o\pi 2$

A branch is taken to the absolute location specified by op2 within the segment specified by op1. The value of the instruction pointer (IP) is placed onto the system stack. Because the IP always points to the instruction lowing the branch instruction, the value stored on the system stack represents the return address to taking routine. The previous value of the CSP is also placed on the system stack to insure correct return to the calling segment.

FLAGS E Z V C N

- C Not affected.
- N Not affected.
- V Not affected.
- Z Not affected.
- E Not affected.

CALLS	CALL	seg,caddr	DA 0:00ss MM MM	4 1
Μνεμονιγ	ΒΣΟ/Τασκινγ Μνεμονιγ	Οπερανδσ	Φορματ	Βωτεσ



ХМП

ХМП

Ιντεγερ Χομπαρε

XMΠ οπ1, οπ2

OPERATION (op1)⇔ (op2)

DATA TYPES WORD

The source operand specified by op1 is compared to the source operand specified by op2 by performing a 2's complement binary subtraction of op2 from op1. The flags are set according to the rules of subtraction. Topperands remain unchanged.

FLAGS

Е	Z	V	С	Ν
*	*	*	S	*

- E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
- Z Set if the result equals zero. Cleared otherwise.
- V Set if an arithmetic underflow occurred i.e. the result can not be represented in the specified data type. Cleared otherwise.
- C Set if a borrow is generated. Cleared otherwise.
- N Set if the most significant bit of the result is set. Cleared otherwise.

	ΒΣΟ/Τασκινγ	,		
Μνεμονιχ	. Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
СМР	СМР	Rw _n ,Rw _m	40 nm	2
CMP	СМР	Rw _n ,[Rw _i]	48 n:10ii	2
CMP	СМР	Rw _n ,[Rw ₊]	48 n:11ii	2
CMP	СМР	Rw _h ,#data ₃	48 n:0###	2
CMP	СМР	reg,#data ₆	46 RR ## ##	4
СМР	СМР	reg,mem	42 RR MM MM	4



ХМПВ

ХМПВ

Ιντεγερ Χομπαρε

XMΠB οπ1, οπ2

OPERATION (op1)⇔ (op2)

DATA TYPES BYTE

The source operand specified by op1 is compared to the source operand specified by op2 by performing a 2's complement binary subtraction of op2 from op1. The flags are set according to the rules of subtraction. Topperands remain unchanged.

FLAGS

Е	Z	V	С	Ν
*	*	*	S	*

- E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
- Z Set if the result equals zero. Cleared otherwise.
- V Set if an arithmetic underflow occurred i.e. the result can not be represented in the specified data type. Cleared otherwise.
- C Set if a borrow is generated. Cleared otherwise.
- N Set if the most significant bit of the result is set. Cleared otherwise.

	ΒΣΟ/Τασκιν	1		
Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
СМРВ	СМР	Rb _n ,Rbm	41 nm	2
СМРВ	СМР	Rb _n ,[Rw]	49 n:10ii	2
СМРВ	СМР	Rb _n ,[Rw+]	49 n:11ii	2
СМРВ	СМР	Rb _n ,#data ₈	49 n:0###	2
СМРВ	СМР	reg,#data ₆	47 RR ## ##	4
СМРВ	СМР	reg,mem	43 RR MM MM	4



$XM\Pi\Delta 1$

ΧΜΠΔ1

Integer Compare and Decrement by 1

XMΠ Δ 1 o π 1, o π 2

OPERATION	(op1)⇔ (op2)
	(op1)⇐ (op1) - 1

Е

Ζ

DATA TYPES WORD

This instruction is used to enhance the performance and flexibility of loops. The source operand specified by op1 is compared to the source operand specified by op2 by performing a 2's complement binary subtraction of op2 from op1. Operand op1 may specify ONLY GPR registers. Once the subtraction has completed by operandop1 is decremented by one. Using the set flags, a branch instruction can then be used injunction with this instruction to form common high leleer guage FOR loops of any range.

FLAGS

*	*	*	S	*

v

- E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
- Z Set if the result equals zero. Cleared otherwise.

С

Ν

- V Set if an arithmetic underflow occurred, i.e. the result can not be represented in the specified data type. Cleared otherwise.
- C Set if a borrow is generated. Cleared otherwise.
- N Set if the most significant bit of the result is set. Cleared otherwise.

Μνεμονιγ	ΒΣΟ/Τασκιν Μνεμονιγ	γ Οπερανδσ	Φορματ	Βψτεσ
CMPD1	CMPD1	Rw₀,#data₄	A0 #n	2
CMPD1	CMPD1	Rw _h ,#data ₁₆	A6 Fn ## ##	4
CMPD1	CMPD1	Rw _h ,mem	A2 Fn MM MM	4



ΧΜΠΔ2

ΧΜΠΔ2

Integer Compare and Decrement by 2

XMII $\Delta 2$ or $\pi 1$, or $\pi 2$

OPERATION (op1)⇔ (op2) (op1)⇐ (op1) - 2

Е

Ζ

DATA TYPES WORD

This instruction is used to enhance the performance and flexibility of loops. The source operand specified by op1 is compared to the source operand specified by op2 by performing a 2's complement binary subtraction of op2 from op1. Operand op1 may specify ONLY GPR registers. Once the subtraction has completed operandop1 is decremented by two. Using the set flags, a branch instruction can then be used in conjunction with this instruction to form common high leleer guage FOR loops of any range.

FLAGS

*	*	*	S	*

v

- E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
- Z Set if the result equals zero. Cleared otherwise.

С

Ν

- V Set if an arithmetic underflow occurred, i.e. the result can not be represented in the specified data type. Cleared otherwise.
- C Set if a borrow is generated. Cleared otherwise.
- N Set if the most significant bit of the result is set. Cleared otherwise.

INSTRUCTION FORMAT

Muquoura	ΒΣΟ/Τασκιν	(070001187	Форция	Duran
Μνεμονιχ	Μνεμονιχ	Onepavoo	Φορματ	υψιευ
CMPD2	CMPD2	Rw _h ,#data ₄	B0 #n	2
CMPD2	CMPD2	Rw _h ,#data ₁₆	B6 Fn ## ##	4
CMPD2	CMPD2	Rw _h ,mem	B2 Fn MM MM	4



ΧΜΠΙ1

ΧΜΠΙ1

Integer Compare and Increment by 1

XMΠI1 oπ1, oπ2

OPERATION	(op1)⇔ (op2)
	(op1)⇐ (op1) + 1

Е

Ζ

DATA TYPES WORD

This instruction is used to enhance the performance and flexibility of loops. The source operand specified by op1 is compared to the source operand specified by op2 by performing a 2's complement binary subtraction of op2 from op1. Operand op1 may specify ONLY GPR registers. Once the subtraction has cpleted, the operandop1 is incremented by one. Using the set flags, a branch instruction can then be used injutation with this instruction to form common high lelær guage FOR loops of any range.

FLAGS

*	*	*	S	*

v

- E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
- Z Set if result equals zero. Cleared otherwise.

С

Ν

- V Set if an arithmetic underflow occurred, i.e. the result can not be represented in the specified data type. Cleared otherwise.
- C Set if a borrow is generated. Cleared otherwise.
- N Set if the most significant bit of the result is set. Cleared otherwise.

Μνεμονιγ	ΒΣΟ/Τασκιν Μνεμονιγ	γ Οπερανδσ	Φοηματ	Βωτεσ
CMPI1	CMPI1	Rw _n ,#data ₄	80 #n	2
CMPI1	CMPI1	Rw _n ,#data ₁₆	86 Fn ## ##	4
CMPI1	CMPI1	Rw _n ,mem	82 Fn MM MM	4



ХМПІ2

ΧΜΠΙ2

Integer Compare and Increment by 2

XMΠI2 oπ1, oπ2

OPERATION (op1)⇔ (op2) (op1)⇐ (op1) + 2

Е

Ζ

DATA TYPES WORD

This instruction is used to enhance the performance and flexibility of loops. The source operand specified by op1 is compared to the source operand specified by op2 by performing a 2's complement binary subtraction of op2 from op1. Operand op1 may specify ONLY GPR registers. Once the subtraction has cpleted, the operandop1 is incremented by two. Using the set flags, a branch instruction can then be used in conjunction with this instruction to form common high lekerlguageFOR loops of any range.

FLAGS

*	*	*	S	*

v

- E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
- Z Set if result equals zero. Cleared otherwise.

С

Ν

- V Set if an arithmetic underflow occurred, i.e. the result can not be represented in the specified data type. Cleared otherwise.
- C Set if a borrow is generated. Cleared otherwise.
- N Set if the most significant bit of the result is set. Cleared otherwise.

Μνεμονιχ	ΒΣΟ/Τασκιν Μνεμονιχ	γ Οπερανδσ	Φορματ	Βψτεσ
CMPI2	CMPI2	Rw₀,#data₄	90 #n	2
CMPI2	CMPI2	Rw _h ,#data ₁₆	96 Fn ## ##	4
CMPI2	CMPI2	Rw _n ,mem	92 Fn MM MM	4


ΧΠΛ

ΧΠΛ

Ιντεγερ Ονεσ Χομπλεμεντ

ΧΠΛ $0\pi 1$

OPERATION (op1) $\leftarrow \neg$ (op1)

DATA TYPES WORD

Performs a 1's complement of the source operand specified by op1. The result is stored back into op1.

FLAGS

Е	Z	V	С	Ν
*	*	0	0	*

- Е Set if the value of the source operand op1 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
- Ζ Set if result equals zero. Cleared otherwise.
- V Always cleared.

- С Always cleared.
- Ν Set if the most significant bit of the result is set. Cleared otherwise.

	ΒΣΟ/Τασκιν	Y		
Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
CPL	CPL	Rwh	91 n0	2



ΧΠΛΒ

Ιντεγερ Ονεσ Χομπλεμεντ

...

ΧΠΛΒ οπ1

OPERATION (op1) $\leftarrow \neg$ (op1)

DATA TYPES BYTE

Performs a 1's complement of the source operand specified by op1. The result is stored back into op1.

ΧΠΛΒ

FLAGS

E	Z	v	C	Ν
*	*	0	0	*

...

- E Set if the value of the source operand op1 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
- Z Set if result equals zero. Cleared otherwise.
- V Always cleared.

_

- C Always cleared.
- N Set if the most significant bit of the result is set. Cleared otherwise.

	ΒΣΟ/Τασκιν	Ŷ		
Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
CPLB	CPL	Rb	B1 n0	2



$\Delta I \Sigma \Omega \Delta T$

ΔΙΣΩΔΤ

Disable Watchdog Timer

ΔΙΣΩΔΤ

OPERATION Disable Watchdog Timer

This instruction disables the Watchdog Timer. The Watchdog Timeerailsledby a reset. The DISWDT instruction allows the Watchdog Timer tooliseabledfor applications which do not require a watchdog functionallowing reset, this instruction can be executed at any time until either a Service Watchdog Timer instruction (SRVWDT) or an End of Initialization instruction (EINIT) are executed. Once one of these instructions has been executed, the DISWDT instruction will have no effect. To insure that this instruction is not accidentally executed, it is implemented as a protected instruction.

FLAGS	Е	Z	V	С	Ν
	-	-	-	-	-

- E Not affected.
- Z Not affected.
- V Not affected.
- C Not affected.
- N Not affected.

	ΒΣΟ/Τασκιν	γ		
Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
DISWDT	DISWDT		A5 5A A5 A5	4



$\Delta I \varsigma$

Ν

*

$\Delta I \varsigma$ o $\pi 1$

DATA TYPES WORD

Performs a signed 16-bit by 16-bit division of the low order word stored in the MD register by the source word operand op1. The quotient is then stored in the low order word of the MD register, MDL, and the reminder is stored in the high order word of the MD register, MDH.

 $\Delta I \varsigma$

FLAGS E Z V C

- E Always cleared.
- Z Set if result equals zero. Cleared otherwise.
- V Set if an arithmetic overflow occurred. Overflow occurs when the result can not be represented in a word data type or if the divisor, op1, was 0. Cleared otherwise.
- C Always cleared.
- N Set if the most significant bit of the result is set. Cleared otherwise.

	ΒΣΟ/Τασκινγ	_		
Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
DIV	DIV	Rwn	4B nn	2



$\Delta I \varsigma \Lambda$

$\Delta I \varsigma \Lambda$

32/16 Signed Division

$\Delta I \varsigma \Lambda = o \pi 1$

OPERATION $(MDL) \leftarrow (MD) / (op1)$ $(MDH) \leftarrow (MD) \mod (op1)$

DATA TYPES WORD, DOUBLE WORD

Performs an extended signed 32-bit by 16-bit division of the two words stored in the MD register by the source word operand op1. The signed quotient is then stored in the low order word of the MD register, MDL, and the remainder is stored in the high order word of the MD register, MDH.

FLAGS	Е	Z	V	С	Ν	
	0	*	S	0	*	

- E Always cleared.
- Z Set if result equals zero. Cleared otherwise.
- V Set if an arithmetic overflow occurred. Overflow occurs when the result can not be represented in a word data type or if the divisor, op1, was 0. Cleared otherwise.
- C Always cleared.
- N Set if the most significant bit of the result is set. Cleared otherwise.

	ΒΣΟ/Τασκινγ	/		
Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
DIVL	DIVL	Rwh	6B nn	2



ΔΙςΛΥ

32/16 Unsigned Division

ΔΙςΛΥ οπ1

OPERATION $(MDL) \leftarrow (MD) / (op1)$ $(MDH) \leftarrow (MD) \mod (op1)$

DATA TYPES WORD, DOUBLE WORD

Performs an extended insigned 32-bit by 16-bit division of the two words stored in the MD register by the source word operand op1. The unsigned quotient is then stored in the low order word of the MD register, MDL, and the remainder is stored in the high order word of the MD register, MDH.

ΔΙςΛΥ

FLAGS	Е	Z	V	С	Ν	
	0	*	S	0	*	

- E Always cleared.
- Z Set if result equals zero. Cleared otherwise.
- V Set if an arithmetic overflow occurred. Overflow occurs when the result can not be represented in a word data type or if the divisor, op1, was 0. Cleared otherwise.
- C Always cleared.
- N Set if the most significant bit of the result is set. Cleared otherwise.

	ΒΣΟ/Τασκινγ	/		
Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
DIVLU	DIVLU	Rwh	7B nn	2



ΔΙςΥ

ΔΙςΥ

16/16 Unsigned Division

$\Delta I \zeta Y$ opt

OPERATION $(MDL) \leftarrow (MDL) / (op1)$ $(MDH) \leftarrow (MDL) \mod (op1)$

DATA TYPES WORD

Performs anunsigned16-bit by 16-bit division of the low order word stored in the MD register by the source word operand op1. Timesignedpuotient is then stored in the low order word of the MD register, MDL, and the remainder is stored in the high order word in the MD register, MDH.

FLAGS	Е	Z	V	С	Ν
	0	*	S	0	*

- E Always cleared.
- Z Set if result equals zero. Cleared otherwise.
- V Set if an arithmetic overflow occurred. Overflow occurs when the result can not be represented in a word data type or if the divisor, op1, was 0. Cleared otherwise.
- C Always cleared.
- N Set if the most significant bit of the result is set. Cleared otherwise.

	ΒΣΟ/Τασκιν	/		
Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
DIVU	DIVU	Rwn	5B nn	2



EINIT

EINIT

Ενδοφ Ινιτιαλιζατιον

EINIT

OPERATION END of INITIALIZATION

This instruction is used to signathe end of the initialization portion of a program. After a reset, the reset output pin RSTOUT is pulled low. It remains low until the EINIT instruction has been executed at which time it goes high. This enables the program to signal the external circuitry that it has successfully alized he microcontroller. After the EINIT instruction has been executed, exection of the Disable Watchdog Timer instruction (DISWDT) has no effect. To insure that this instruction is not accidentally executed, it is implemented as a protected instruction.

FLAGS	Е	Z	V	С	Ν
	-	-	-	-	-

- E Not affected.
- Z Not affected.
- V Not affected.
- C Not affected.
- N Not affected.

	ΒΣΟ/Τασκιν	Ŷ		
Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
EINIT	EINIT		B5 4A B5 B5	4



ΙΔΛΕ

ΙΔΛΕ

Εντερ Ιδλε Μοδε

ΙΔΛΕ

OPERATION Enter Idle Mode

This instruction causes the part to enter the idle mode. In this mode, the **Cpublie**red down while the eripheral semain unning It remains powered down untiperipheralinterrupt or external interrupt occurs. To insure that this instruction is not accidentally executed, it is implemented as a protected instruction.



- E Not affected.
- Z Not affected.
- V Not affected.
- C Not affected.
- N Not affected.

	ΒΣΟ/Τασκιν	γ		
Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
IDLE	IDLE		87 78 87 87	4



ϑΒ

Relative Jump if Bit Set

ϑΒ οπ1, οπ2

OPERATION IF (op1) = 1 THEN

(IP) ⇐ (IP) + sign_extend (op2) ELSE next instruction

END IF

DATA TYPES BIT

If the bit specified by op1 is set, program execution continues at the location of the instruction pointer, IP, plus the specified displacement, op2. The displacement is a two's complement number which is sign extended and counts the relative distance in words. The value of the IP in the target address calculation is the address of the instruction ingthe JB instruction. If the specified bit is clear, the instructibov/ingthe JB instruction is executed.

FLAGS	Е	Z	V	С	Ν
	-	-	-	-	-

- E Not affected.
- Z Not affected.
- V Not affected.
- C Not affected.
- N Not affected.

JB	JB	bitadd <u>r</u> .q, rel	8A QQ rr q0	4
Μνεμονιχ	ΒΣΟ/Τασκινγ Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ



ϑBX

ϑBX

Ρελατισε θυμπ ιφ Βιτ Σετ ανδ Χλεαρ Βιτ

 $\vartheta BX = o\pi 1, o\pi 2$

```
OPERATIONIF (op1) = 1 THEN<br/>(op1) \leftarrow 0<br/>(IP) \leftarrow (IP) + sign_extend (op2)ELSE<br/>(op1) \leftarrow 0<br/>next instructionEND IF
```

DATA TYPES BIT

If the bit specified by op1 is set, program execution continues at the location of the instruction pointer, IP, plus the specified displacement,op2. The bit specified by op1 is cleared allowing implementation of semaphore operations. The displacement is a two's complement number which is sign extended and counts the relative distance in words. The value of the IP used in the target addressalculation is the address of the instruction followig the JBC instruction. If the specified bit was clear, the instruction generation is executed.

FLAGS	Е	Z	V	С	Ν	
	0	B	0	0	В	

- E Always cleared.
- Z Contains the logical negation of the previous state of the specified bit.
- V Always cleared.
- C Always cleared.
- N Contains the previous state of the specified bit.

JBC	JBC	bitadd <u>r</u> .q, rel	AA QQ rr q0	4
Μνεμονιχ	ΒΣΟ/Τασκινγ Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ



ϑМПА

Αβσολυτε Χονδιτιοναλ θυμπ

ϑΜΠΑ οπ1, οπ2

OPERATION IF (op1) THEN

(IP) ⇐ op2 ELSE

next instruction

END IF

If the condition specified by op1 is met, a branch to the absolute address specified by op2 is taken. If the condition is not met, no action is taken, and the instruction following the JMPA instruction is executed normally.

θМПА

CONDITION CODES See Table A.2.



- E Not affected.
- Z Not affected.
- V Not affected.
- C Not affected.
- N Not affected.

JMPA	JMP	cc,caddr	EA c0 MM MM	4
Μνεμονιχ	ΒΣΟ/Τασκινγ Μνεμονιχ	, Οπερανδσ	Φορματ	Βψτεσ



Condition Codes

A-2. Condition Code Tests for Branch and Call Instructions

Χονδιτιον Χοδε Μνεμονιχσ ΧΧ	Τεστ	Δεσχριππον	Χονδιτιον Χοδε Νυμβερ χ
cc_UC	1 = 1	Uncondional	0h
cc_Z	Z = 1	Zero	2h
cc_NZ	Z = 0	Not zero	3h
cc_V	V = 1	Overflow	4h
cc_NV	V = 0	No overflow	5h
cc_N	N = 1	Negative	6h
cc_NN	N = 0	Not negative	7h
cc_C	C = 1	Carry	8h
cc_NC	C = 0	No carry	9h
cc_EQ	Z = 1	Equal	2h
cc_NE	Z = 0	Notequal	3h
cc_ULT	C = 1	Unsigned less than	8h
cc_ULE	(Z/C) = 1	Unsigned less than œqual	Fh
cc_UGE	C = 0	Unsigned greater than e qual	9h
cc_UGT	(Z _V C) = 0	Unsigned greater than	Eh
cc_SLT	(N⊕V) = 1	Signed less than	Ch
cc_SLE	(Z _/ (N⊕V)) = 1	Signed less than c equal	Bh
cc_SGE	(N⊕V) = 0	Signed greater than œqual	Dh
cc_SGT	(Z _V (N⊕V)) = 0	Signed greater than	Ah
cc_NET	(Z/E) = 0	Not equal AND not end of table	1h



ϑMΠΙ

Ινδιρεχτ Χονδιτιοναλ θυμπ

ϑΜΠΙ οπ1, οπ2

OPERATION IF (op1) THEN

(IP) ⇐ (op2) ELSE

next instruction

END IF

If the condition specified by op1 is met, a branch to the location specified indirectly by op2 is taken. If the condition is not met, no action is taken, and the next instruction is executed normally.

ϑMΠI

CONDITION CODES See Table A.2. or A.1.



- E Not affected.
- Z Not affected.
- V Not affected.
- C Not affected.
- N Not affected.

JMPI	JMP	cc,[Rw]	9C cn	2
Μνεμονιχ	ΒΣΟ/Τασκιν Μνεμονιχ	(Οπερανδσ	Φορματ	Βψτεσ



ϑМПР

ϑМПР

Ρελατισε Χονδιτιοναλ θυμπ

ϑΜΠΡ οπ1, οπ2

OPERATION IF (op1) THEN (IP) \leftarrow (IP) + sign_extend (op2)

ELSE

next instruction

END IF

If the condition specified by op1 is met, program execution continues at the location of the instruction pointer, IP, plus the specified displacement, op2.dIsplacement is a two's complement number which is sign extended and counts the relative distance in words. The value of the IP used in the target address calculation is the address of the instruction following the JMPR instruction. If the specified condition is not met, program execution continues normally with the instructforlowing the JMPR instruction.

CONDITION CODES See Table A.2 or A.1

FLAGS

Е	Z	V	С	N
-	-	-	-	-

- E Not affected.
- Z Not affected.
- V Not affected.
- C Not affected.
- N Not affected.

	ΒΣΟ/Τασκιν	Y		
Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
JMPR	JMP	cc, rel	cD rr	2



$\vartheta M\Pi \Sigma$

ϑΜΠΣ

Αβσολυτε Ιντερ-σεγμεντ θυμπ

 $\vartheta M\Pi \Sigma = o\pi 1, o\pi 2$

OPERATION (CSP) ⇐ op1

(IP) ⇐ op2

Branches unconditionally to the absolute address specified by op2 within the segment specified by op1.

FLAGS	Е	Z	v	С	Ν
	_	_	_	_	_

- E Not affected.
- Z Not affected.
- V Not affected.
- C Not affected.
- N Not affected.

JMPS	JMP	seg,caddr	FA 0:00ss MM MM	4
Μνεμονιχ	ΒΣΟ/Τασκινγ Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ



ϑNB

ϑNB

Relative Jump if Bit Clear

 $\vartheta NB = o\pi 1, o\pi 2$

OPERATION IF (op1)=0 THEN

(IP) \leftarrow (IP) + sign_extend (op2) ELSE

next instruction

DATA TYPES BIT

If the bit specified by op1 is clear, program execution continues at the location of the instruction pointer, IP, plus the specified displacement, op2. The displacement is a two's complement number which is sign extended and counts the relative distance in words. The value of the IP used in the target address calculation is the address of the instruction following the JNB instruction. If the specified bit is set, the init in the JNBnstruction is executed.

FLAGS	E	Z	V	С	Ν	
	-	-	-	-	-	

- E Not affected.
- Z Not affected.
- V Not affected.
- C Not affected.
- N Not affected.

JNB	JNB	bitadd <u>r</u> .q, rel	9A QQ rr q0	4
Μνεμονιχ	ΒΣΟ/Τασκινγ Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ



$\vartheta NB\Sigma$

$\vartheta NB\Sigma$

Ρελατισε θυμπ ιφ Βιτ Χλεαρ ανδ Σετ Βιτ

 $\vartheta NB\Sigma \quad o\pi 1, o\pi 2$

OPERATION IF (op1)=0 THEN

(op1)⇐ 1 (IP) ⇐ (IP) + sign_extend (op2)

ELSE

(op1)⇐ 1 next instruction

END IF

DATA TYPES BIT

If the bit specified by op1 is clear, program execution continues at the location of the instruction pointer, IP, plus the spiced displacement, op2. The bit specified by op1 is set allowing implementation of semaphore operations. The displacement is a two's complement number which is sign extended and counts the relative distance in words. The value of the IP used in the target address calculation is the address of the instruction of the JNBS instruction. If the specified bit is set, the instruction wing the JNBS instruction is executed.

FLAGS	Е	Z	V	С	Ν	
	0	B	0	0	В	

- E Always cleared.
- Z Contains the logical negation of the previous state of the specified bit.
- V Always cleared.
- C Always cleared.
- N Contains the previous state of the specified bit.

JNBS	JNBS	bitadd <u>r.q</u> , rel	BA QQ rr q0	4
Μνεμονιχ	ΒΣΟ/Τασκινγ Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ



ΜΟς

ΜΟς

Move $\Delta \alpha \tau \alpha$

MOς οπ1, οπ2

OPERATION (op1)⇐ (op2)

DATA TYPES WORD

Moves the contents of the source operand specified by op2 to the location specified by the destination operandop1. The contents of the moved data is examined, and **con**dition codes are updated accordingly.

FLAGS

E	Z	V	С	Ν
*	*	-	-	*

- E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
- Z Set if the value of the source operand op2 equals zero. Cleared otherwise.
- V Not affected.
- C Not affected.
- N Set if the most significant bit of the source operand op2 is set. Cleared otherwise.

	ΒΣΟ/Τασκιν	Y		
Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
MOV	MOV	Rwn,Rwm	F0 nm	2
MOV	MOV	Rwn,#data4	E0 #n	2
MOV	MOV	reg,#data ₆	E6 RR ## ##	4
MOV	MOV	Rw _n ,[Rw _m]	A8 nm	2
MOV	MOV	Rw _n ,[Rw _m +]	98 nm	2
MOV	MOV	[Rwm],Rwn	B8 nm	2
MOV	MOV	[-Rw _m],Rw _n	88 nm	2
MOV	MOV	[Rw _h],[Rw _m]	C8 nm	2
MOV	MOV	[Rw _h +],[Rw _m]	D8 nm	2
MOV	MOV	[Rw _h],[Rw _m +]	E8 nm	2
MOV	MOV	Rwn,[Rwm+#d16]	D4 nm ## ##	4
MOV	MOV	[Rwm+#d16],Rwn	C4 nm ## ##	4
MOV	MOV	[Rw _h],mem	84 0n MM MM	4
MOV	MOV	mem,[Rw _h]	94 0n MM MM	4
MOV	MOV	reg,mem	F2 RR MM MM	4
MOV	MOV	mem,reg	F6 RR MM MM	4



ΜΟςΒ

ΜΟςΒ

Move Data

MO_{ζ}B $o\pi 1$, $o\pi 2$

OPERATION (op1)⇐ (op2)

DATA TYPES BYTE

Moves the contents of the source operand specified by op2 to the location specified by the destination operandop1. The contents of the moved data is examined, and **the** dition flags are updated accordingly.

FLAGS

E	Z	V	С	Ν
*	*	-	-	*

- E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
- Z Set if the value of the source operand op2 equals zero. Cleared otherwise.
- V Not affected.
- C Not affected.
- N Set if the most significant bit of the source operand op2 is set. Cleared otherwise.

	ΒΣΟ/Τασκιν	(
Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
MOVB	MOV	Rb _n ,Rbm	F1 nm	2
MOVB	MOV	Rb _n ,#data ₄	E1 #n	2
MOVB	MOV	reg,#data ₆	E7 RR ## ##	4
MOVB	MOV	Rb _n ,[Rw _m]	A9 nm	2
MOVB	MOV	Rb _n ,[Rw _m +]	99 nm	2
MOVB	MOV	[Rw _m],Rb _n	B9 nm	2
MOVB	MOV	[-Rwm],Rbn	89 nm	2
MOVB	MOV	[Rw _h],[Rw _m]	C9 nm	2
MOVB	MOV	[Rw _h +],[Rw _m]	D9 nm	2
MOVB	MOV	[Rw _h],[Rw _m +]	E9 nm	2
MOVB	MOV	Rb _n ,[Rw _m +#d ₁₆]	F4 nm ## ##	4
MOVB	MOV	[Rwm+#d16],Rbn	E4 nm ## ##	4
MOVB	MOV	[Rw _h],mem	A4 0n MM MM	4
MOVB	MOV	mem,[Rw _i]	B4 0n MM MM	4
MOVB	MOV	reg,mem	F3 RR MM MM	4
MOVB	MOV	mem,reg	F7 RR MM MM	4



ΜΟςΒΣ

ΜΟςΒΣ

Move Byte Sign Extend

MOGBS $o\pi 1, o\pi 2$

- OPERATION (low byte op1)= (op2)
 - IF (op2₇)=1 THEN (high byte op1)⊨ 0FFh
 - ELSE

(high byte op1)⊨ 00h END IF

DATA TYPES WORD, BYTE

Moves and sign extends the contents of the source byte specified by op2 to the word location specified by the destination operand op1. The contents of the moved data are examined, and the condition flags are updated accordingly.

FLAGS

E	Z	V	С	Ν
0	*	-	-	*

- E Always cleared.
- Z Set if the value of the source operand op2 equals zero. Cleared otherwise.
- V Not affected.
- C Not affected.
- N Set if the most significant bit of the source operand op2 is set. Cleared otherwise.

Μνεμονιχ	ΒΣΟ/Τασκινγ Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
MOVBS	MOVBS	Rb _h ,Rbm	D0 mn	2
MOVBS	MOVBS	reg,mem	D2 RR MM MM	4
MOVBS	MOVBS	mem,reg	D5 RR MM MM	4



MOςBZ

MOςBZ Μοσε Βψτε Ζερο Εξτενδ

MO_{ζ}BZ o π 1, o π 2

OPERATION (low byte op1)⊨ (op2) (high byte op1) = 00h

DATA TYPES WORD, BYTE

Moves and zero extends the contents of the source byte specified by op2 to the word location specified by the destination operand op1. The contents of the moved data are examined, and the condition flags are updated accordingly.

FLAGS

E	Z	V	С	Ν
0	*	-	-	0

- Е Always cleared.
- Ζ Set if the value of the source operand op2 equals zero. Cleared otherwise.
- v Not affected.
- С Not affected.
- Ν Always cleared.

Μνεμονιχ	ΒΣΟ/Τασκινγ Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
MOVBZ	MOVBZ	Rb _n , Rbm	C0 mn	2
MOVBZ	MOVBZ	reg,mem	C2 RR MM MM	4
MOVBZ	MOVBZ	mem,reg	C5 RR MM MM	4



MYΛ

MYΛ

Σιγνεδ Μυλτιπλιχατιον

MYA $o\pi 1, o\pi 2$

OPERATION (MD) \leftarrow (op1) x (op2)

DATA TYPES WORD

Performs a 16-bit by 16-bit signed multiplication using the two words specified by operands op1 and op2 respectively. The signed 32-bit result is placed in the MD register.

FLAGS

Е	Z	V	С	Ν
0	*	S	0	*

- E Always cleared.
- Z Set if result equals zero. Cleared otherwise.
- V This bit is set if the result cannot be represented in a word data type. Cleared otherwise.
- C Always cleared.
- N Set if the most significant bit of the result is set. Cleared otherwise.

Μνεμονιχ Μνεμονιχ Οπερανδσ Φορματ	
ΒΣΟ/Τασκινγ	Βψτεσ



ΜΥΛΥ

Υνσιγνεδ Μυλτιπλιχατιον

ΜΥΛΥ οπ1, οπ2

```
OPERATION (MD) \leftarrow (op1) x (op2)
```

DATA TYPES WORD

Performs a 16-bit by 16-bitnsigned multiplication using the two words specified by operands op1 and op2 respectively. The **ugs**ed 32-bit result is placed in the MD register.

ΜΥΛΥ

FLAGS

E	Z	V	С	Ν
0	*	S	0	*

- E Always cleared.
- Z Set if result equals zero. Cleared otherwise.
- V This bit is set if the result cannot be represented in a word data type. Cleared otherwise.
- C Always cleared.
- N Set if the most significant bit of the result is set. Cleared otherwise.

Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
MIIIII	ΜΠΠΠ	Rw Rw.	1B nm	2 4 100



ΝΕΓ

ΝΕΓ

Ιντεγερ Τωοσ Χομπλεμεντ

ΝΕΓ οπ1

OPERATION (op1) ← 0 - (op1)

DATA TYPES WORD

Performs a binary 2's complement of the source operand specified by op1. The result is then stored in op1.

FLAGS

E	Z	V	С	Ν
*	*	*	S	*

- E Set if the value of op1 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
- Z Set if result equals zero. Cleared otherwise.
- V Set if an arithmetic underflow occurred, i.e. the result can not be represented in the specified data type. Cleared otherwise.
- C Set if a borrow is generated. Cleared otherwise.
- N Set if the most significant bit of the result is set. Cleared otherwise.

	ΒΣΟ/Τασκινγ	/		
Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
NEG	NEG	Rwn	81 n0	2



ΝΕΓΒ

Ιντεγερ Τωοσ Χομπλεμεντ

NEUB $o\pi 1$

OPERATION (op1) ← 0 - (op1)

DATA TYPES BYTE

Performs a binary 2's complement of the source operand specified by op1. The result is then stored in op1.

ΝΕΓΒ

FLAGS

E	Z	V	С	Ν
*	*	*	S	*

- E Set if the value of op1 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
- Z Set if result equals zero. Cleared otherwise.
- V Set if an arithmetic underflow occurred, i.e. the result can not be represented in the specified data type. Cleared otherwise.
- C Set if a borrow is generated. Cleared otherwise.
- N Set if the most significant bit of the result is set. Cleared otherwise.

	ΒΣΟ/Τασκιν	/		
Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
NEGB	NEG	Rbn	A1 n0	2



ΝΟΠ

ΝΟΠ

Νο Οπερατιον

ΝΟΠ

OPERATION No Operation

This instruction causes a null operation to be performed. A null operation causes no change in the status of the flags.

FLAGS



- E Not affected.
- Z Not affected.
- V Not affected.
- C Not affected.
- N Not affected.

	ΒΣΟ/Τασκιν	1		
Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
NOP	NOP		CC 00	2



OP

Λογιχαλ ΟΡ

OP οπ1, οπ2

OPERATION (op1)⇐ (op1)∨ (op2)

DATA TYPES WORD

Performs a bit-wise logical OR of the source operand specified by op2 and the destination operand specified by op1. The result is then stored in op1.

FLAGS

E	Z	V	С	Ν
*	*	0	0	*

- E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
- Z Set if result equals zero. Cleared otherwise.
- V Always cleared.
- C Always cleared.
- N Set if the most significant bit of the result is set. Cleared otherwise.

	ΒΣΟ/Τασκινγ			5
Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
OR	OR	Rw _n , Rw _m	70 nm	2
OR	OR	Rwn,#data₃	78 n:0###	2
OR	OR	reg,#data ₆	76 RR ## ##	4
OR	OR	Rwn,[Rwi]	78 n:10ii	2
OR	OR	Rw _n ,[Rw _i +]	78 n:11ii	2
OR	OR	reg,mem	72 RR MM MM	4
OR	OR	mem,reg	74 RR MM MM	4



OPB

OPB

Λογιχαλ ΟΡ

OPB οπ1, οπ2

OPERATION (op1)⇐ (op1)∨ (op2)

DATA TYPES BYTE

Performs a bit-wise logical OR of the source operand specified by op2 and the destination operand specified by op1. The result is then stored in op1.

FLAGS

E	Z	V	С	Ν
*	*	0	0	*

- E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
- Z Set if result equals zero. Cleared otherwise.
- V Always cleared.
- C Always cleared.
- N Set if the most significant bit of the result is set. Cleared otherwise.

	ΒΣΟ/Τασκινγ			
Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
ORB	OR	Rb _n ,Rbm	71 nm	2
ORB	OR	Rb _n ,#data ₈	79 n:0###	2
ORB	OR	reg,#data ₆	77 RR ## ##	4
ORB	OR	Rb _n ,[Rw]	79 n:10ii	2
ORB	OR	Rb _n ,[Rw+]	79 n:11ii	2
ORB	OR	reg,mem	73 RR MM MM	4
ORB	OR	mem,reg	75 RR MM MM	4



ΠΧΑΛΛ ΠΧΑΛΛ Πυση ωορδ ανδ Χαλλ Συβρουτινε Αβσολυτε

ΠΧΑΛΛ οπ1, οπ2

OPERATION (tmp)⇐ (op1)

(SP) ⇐ (SP) - 2 ((SP)) ⇐ (tmp) (SP) ⇐ (SP) - 2 ((SP)) ⇐ (IP) (IP) ⇐ op2

DATA TYPES WORD

Pushes the word specified by operand op1 and the value of the instruction pointer, IP, onto the system stack, and branches to the absolute memory location specified by the second operand op2. Because the IP always points to the instruc**tidow** inghe branch instruction, the value stored on the system stack represents the return address of the calling routine.

FLAGS

E	Z	V	С	Ν
*	*	-	-	*

- E Set if the value of the pursed operandop1 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
- Z Set if the value of the pushed operand op1 equals zero. Cleared otherwise.
- V Not affected.
- C Not affected.
- N Set if the most significant bit of the pushed operand op1 is set. Cleared otherwise.

	ΒΣΟ/Τασκινγ			
Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
PCALL	PCALL	reg,caddr	E2 RR MM MM	4



ΠΟΠ

ΠΟΠ

Pop Work Work Stack

ΠΟΠ οπ1

OPERATION	(tmp)⇐ ((SP)) (SP) ⇐ (SP) + 2
	(op1)⇐ (tmp)

DATA TYPES WORD

Pops one word from the system stack specified by the Stack Pointer intopter and specified by op1. The Stack Pointer is then incremented by two.

FLAGS

E	Z	V	С	Ν
*	*	-	-	*

- E Set if the value of the oppedword represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
- Z Set if the value of theoppedword equals zero. Cleared otherwise.
- V Not affected.
- C Not affected.
- N Set if the most significant bit of tpeppedword is set. Cleared otherwise.

ΒΣΟ/Τασκινγ				
Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
POP	POP	reg	FC RR	2



ΠΡΙΟΡ

ΠΡΙΟΡ

Πριοριτιζε Ρεγιστερ

ΠΡΙΟΡ $o\pi 1, o\pi 2$

DATA TYPES WORD

This instruction stores a count value in the would and specifed by op1 indicating the number of single bit shifts required to normalize the operand op2 so that its M&Bais to one. If the source operand op2 equals zero, a zero is written to operand op1 and the zero flag is set. Otherwise the zero flag is cleared.



- E Always cleared.
- Z Set if the source operand op2 equals zero. Cleared otherwise.
- V Always cleared.
- C Always cleared.
- N Always cleared.

PRIOR	PRIOR	Rwn,Rwm	2B nm	2
Μνεμονιχ	Μνεμονιχ	(Οπερανδσ	Φορματ	Βψτεσ



ΠΥΣΗ

ΠΥΣΗ

Push Word on System Stack

ΠΥΣΗ οπ1

OPERATION	(tmp)⇐ (op1)
	(SP) ⇐ (SP) - 2
	((SP)) ⇐ (tmp)

DATA TYPES WORD

Moves the word specified by operand op1 to the location in the internal system stack specified by the Stack Pointer after the Stack Pointer has been decremented by two.

FLAGS

E	Z	V	С	Ν
*	*	-	-	*

- E Set if the value of the pushed word represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
- Z Set if the pushed word is equal to zero. Cleared otherwise.
- V Not affected.
- C Not affected.
- N Set if the most significant bit of the pushed word is set. Cleared otherwise.

	ΒΣΟ/Τασκιν	1		
Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
PUSH	PUSH	reg	EC RR	2



ΠΩΡΔΝ

ΠΩΡΔΝ

Εντερ Ποωερ Δοων Μοδε

ΠΩΡΔΝ

OPERATION Enter Power Down Mode

This instruction causes the part to enter the power down mode. In this mode, all peripherals and the CPU are powered down until the part is externally reset. To insure that this instruction is not accidentally executed, it is implemented as a protected instruction. To further control the action of this instruction, the PWRDN instruction is not accidentally pin in the low state. Otherwise, this instruction has no effect.

FLAGS

E	Z	V	С	Ν
-	-	-	-	-

- E Not affected.
- Z Not affected.
- V Not affected.
- C Not affected.
- N Not affected.

	ΒΣΟ/Τασκιν	γ		
Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
PWRDN	PWRDN		97 68 97 97	4



PET

PET

Ρετυρν φρομ Συβρουτινε

PET

OPERATION (I



Returns from a subroutine. The IPpisoppedfrom the system stack. Execution resumes at the instruction flowing the CALL instruction in the lang routine.

FLAGS

Е	Z	v	С	Ν
-	-	-	-	-

- E Not affected.
- Z Not affected.
- V Not affected.
- C Not affected.
- N Not affected.

	ΒΣΟ/Τασκιν	1		
Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
RET	RET		CB 00	2



PETI

PETI

Ρετυρν φρομ Ιντερρυπτ Ρουτινε

. .

PETI

OPERATION

 $\begin{array}{l} (\text{IP}) \Leftarrow ((\text{SP})) \\ (\text{SP}) \Leftarrow (\text{SP}) + 2 \\ \text{IF} (\text{SYSCON.SGTDIS=0}) \text{ THEN} \\ (\text{CSP}) \Leftarrow ((\text{SP})) \\ (\text{SP}) \Leftarrow (\text{SP}) + 2 \\ \\ \text{END IF} \\ (\text{PSW}) \Leftarrow ((\text{SP})) \\ (\text{SP}) \Leftarrow (\text{SP}) + 2 \end{array}$

Returns from an interrupt routine. The PSW, IP, and CSP are popped off the system stack. Execution resumes at the instruction which had been interrupted. The previous system state is restored after the PSW has been popped. The CSP is onlypopped if segmentation is enabled. This is indicated by the SGTDIS bit in the SYSCON register.

FLAGS

E	Z	v	C	N
S	S	S	S	S

E Restored from the PSWpoppedfrom the stack.

Z Restored from the PSWpoppedfrom the stack.

V Restored from the PSW popped from the stack.

C Restored from the PSW oppedfrom the stack.

N Restored from the PSW popped from the stack.

Μνεμονιγ	ΒΣΟ/Τασκινγ Μνεμονιγ	Οπερανδα	Φορματ	Βιντεσ
RETI	RET	enepuroo	FB 88	2


ΡΕΤΠ

ΡΕΤΠ

Ρετυρν φρομ Συβρουτινε ανδ Ποπ Ωορδ

РЕТП $0\pi 1$

OPERATION	(IP)⇐ ((SP))
	(SP) ⇐ (SP) + 2
	(tmp)⇐ ((SP))
	(SP) ⇐ (SP) + 2
	(op1)⇐ (tmp)

DATA TYPES WORD

Returns from a subroutine. The IP is first popped from the system stack and then the next word is popped from the system stack into the operand specified by op1. Execution resumes at the instruction lowing the CALL instruction in the calling routine.

FLAGS

Е	Z	V	С	Ν
*	*	-	-	-

- Е Set if the value of the word popped into operand op1 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
- Ζ Set if the value of the wondoppedinto operand op1 equals zero. Cleared otherwise.
- v Not affected.

- Not affected. С
- Ν Set if the most significant bit of the wormologed into operand op1 is seCleared otherwise.

RETP	RETP	reg	EBRR	2
Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
	ΒΣΟ/Τασκιν	1		



ΡΕΤΣ

ΡΕΤΣ

Ρετυρν φρομ Ιντερ-Σεγμεντ Συβρουτινε

ΡΕΤΣ

OPERATION

(IP) ⇐ ((SP)) (SP) ⇐ (SP) + 2 (CSP) ⇐ ((SP)) (SP) ⇐ (SP) + 2

Returns from an inter-segment subroutine. The IP and CSP are popped from the system stack. Execution resumes at the instribut following the CIALS instruction in the calling routine.

FLAGS

E	Z	V	С	Ν
-	-	-	-	-

- E Not affected.
- Z Not affected.
- V Not affected.
- C Not affected.
- N Not affected.

	ΒΣΟ/Τασκιν	1		
Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
RETS	RET		DB 00	2



ΡΟΛ

ΡΟΛ

Ροτατε Λεφτ

POΛ οπ1, οπ2

DATA TYPES WORD

Rotates the destination word operand op1 left by as many times as specified by the source operand op2. Bit 15 is rotated into Bit 0 and into the Carry. Only shift values between 0 and 15 are allowed. When using a GPR as the count control, only the least significant 4 bits are used.

FLAGS

0	*	0	S	*
Е	Z	V	С	Ν

- E Always cleared.
- Z Set if the result equals zero. Cleared otherwise.
- V Always cleared.
- C The Carry flag is set according to the last MSB shifted out of op1. Cleared for a rotate count of zero.
- N Set if the most significant bit of the result is set. Cleared otherwise.

Μνεμονιχ	ΒΣΟ/Τασκιν Μνεμονιχ	γ Οπερανδσ	Φορματ	Βψτεσ
ROL	ROL	Rw _h ,Rw _m	0C nm	2
ROL	ROL	Rwh,#data4	1C #n	2



POP

POP

Ροτατε Ριγητ

POP οπ1, οπ2

DATA TYPES WORD

Rotates the destination word operand op1 right by as many times as specified by the source operand op2. Bit 0 is rotated into Bit 15 and into the Carry. Only shift values between 0 and 15 are allowed. When using a GPR as the count control, only the least significant 4 bits are used.

FLAGS	Е	Z	v	С	Ν
	0	*	S	S	*

- E Always cleared.
- Z Set if result equals zero. Cleared otherwise.
- V Set if in any cycle of the shift operation, a 1 is shifted out of the Carry flag. Cleared for a rotate count of zero.
- C The Carry flag is set according to the last LSB shifted out of op1. Cleared for a rotate count of zero.
- N Set if the most significant bit of the result is set. Cleared otherwise.

Μνεμονιχ	ΒΣΟ/Τασκινγ Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
ROR	ROR	Rwn,Rwm	2C nm	2
ROR	ROR	Rwn,#data4	3C #n	2



ΣΧΞΤ

ΣΧΞΤ

Σωιτχη Χοντεξτ

$\Sigma X \Xi T$ o $\pi 1$, o $\pi 2$

- OPERATION (tmp1)⇐ (op1) (tmp2)⇐ (op2) (SP) ⇐ (SP) - 2
 - ((SP)) ⇐ (tmp1) (op1) ⇐ (tmp2)

Used to switch contexts for any register. Switching context is a push and load operation. The contents of the register specified by the first operand, op1, are pushed onto the stack. That register is the hoaded with the value specified by the second operand, op2.

FLAGS E Z V C N

- E Not affected.
- Z Not affected.
- V Not affected.
- C Not affected.
- N Not affected.

Μνεμονιχ	ΒΣΟ/Τασκινγ Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
SCXT	SCXT	reg,#data ₆	C6 RR ## ##	4
SCXT	SCXT	reg,mem	D6 RR MM MM	4



ΣΗΛ

ΣΗΛ

Σηιφτ Λεφτ

ΣHA $o\pi 1, o\pi 2$

DATA TYPES WORD

Shifts the desthation word operand op1 left by as many times as specified by the source operand op2. The least significant bits of the result are filled with zeros accordingly. The MSB is shifted into the Carry. Only shift values between 0 and 15 are allowed. When using a GPR as the count control, only the least significant 4 bits are used.

FLAGS	E	Z	V	С	Ν
	0	*	0	S	*

- E Always cleared.
- Z Set if result equals zero. Cleared otherwise.
- V Always cleared.
- C The Carry flag is set according to the last MSB shifted out of op1. Cleared for a shift count of zero.
- N Set if the most significant bit of the result is set. Cleared otherwise.

Μνεμονιχ	ΒΣΟ/Τασκιν Μνεμονιχ	γ Οπερανδσ	Φορματ	Βψτεσ
SHL	SHL	Rw _h ,Rw _m	4C nm	2
SHL	SHL	Rwh,#data4	5C #n	2



ΣΗΡ

ΣΗΡ

Σηιφτ Ριγητ

ΣHP $o\pi 1, o\pi 2$

DATA TYPES WORD

Shifts the destination word operand op1 right by as many times as specified by the source operand op2. The most significant bits of the result are filled with ze**cosdic**glySince the bits shifted out effectively represent the **aimo**ler, the Overflow flag is used instead as a Roundingflag. This flag together with the Carry flag helps the user to determine whether the remainder bits lost were greater than, less than or equal to one half an LSB. Only shift values between 0 and 15 are allowed. When using a GPR as the count control, only the least significant 4 bits are used.

FLAGS

_	E	Z	V	С	Ν
	0	*	S	S	*

- E Always cleared.
- Z Set if result equals zero. Cleared otherwise.
- V Set if in any cycle of the shift operation, a 1 is shifted out of the Carry flag. Cleared for a shift count of zero.
- C The Carry flag is set according to the last LSB bit shifted out of op1. Cleared for a shift count of zero.
- N Set if the most significant bit of the result is set. Cleared otherwise.

Μνεμονιχ	ΒΣΟ/Τασκιν Μνεμονιχ	γ Οπερανδσ	Φορματ	Βψτεσ
SHR	SHR	Rwn,Rwm	6C nm	2
SHR	SHR	Rw₀,#data₄	7C #n	2



ΣΡΣΤ

ΣΡΣΤ

Σοφτωαρε Ρεσετ

ΣΡΣΤ

OPERATION Software Reset

This instruction is used to perform a software reset. A software reset has the same effect on the microcontroller as an externally applied hardware reset. To insure that this instruction is not accidentally executed, it is implemented as a protected instruction.

FLAGS

Е	Z	v	С	Ν
0	0	0	0	0

- E Always cleared.
- Z Always cleared.
- V Always cleared.
- C Always cleared.
- N Always cleared.

Μνεμονιχ	Μνεμονιχ	Φορματ	Βψτεσ
SRST	SRST	B7 48 B7 B7	4



$\Sigma P \varsigma \Omega \Delta T$

ΣΡςΩΔΤ

Service Watchdog Timer

$\Sigma P\varsigma \Omega \Delta T$

OPERATION Service Watchdog Timer

This instruction services the Watchdog Timer. It reloads the high order byte of the Watchdog Timer with a preset value and clears the low byte on every occurrence. Once this instruction has been executed, the watchdog timer cannot be disabled. To insure that this instruction is not accidentally executed, it is implemented as a protected instruction.



- E Not affected.
- Z Not affected.
- V Not affected.
- C Not affected.
- N Not affected.

	ΒΣΟ/Τασκινγ		
Μνεμονιχ	Μνεμονιχ	Φορματ	Βψτεσ
SRVWDT	SRVWDT	A7 58 A7 A7	4



ΣΥΒ

Ιντεγερ Συβτραχτιον

ΣYB 0π1, 0π2

```
OPERATION (op1) ⇐ (op1) - (op2)
```

DATA TYPES WORD

Performs a 2's complement binary subtraction of the source operand specified by op2 from the destination operand specified by op1. The result is then stored in op1.

ΣΥΒ

FLAGS

E	Z	V	С	Ν
*	*	*	S	*

- E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
- Z Set if result equals zero. Cleared otherwise.
- V Set if an arithmetic underflow occurred, i.e. the result can not be represented in the specified data type. Cleared otherwise.
- C Set if a borrow is generated. Cleared otherwise.
- N Set if the most significant bit of the result is set. Cleared otherwise.

	ΒΣΟ/Τασκινγ	/		
Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
SUB	SUB	Rw _h ,Rw _m	20 nm	2
SUB	SUB	Rwh,#data ₃	28 n:0###	2
SUB	SUB	reg,#data ₆	26 RR ## ##	4
SUB	SUB	Rw _h ,[Rw _i]	28 n:10ii	2
SUB	SUB	Rw _h ,[Rw+]	28 n:11ii	2
SUB	SUB	reg,mem	22 RR MM MM	4
SUB	SUB	mem,reg	24 RR MM MM	4



ΣΥΒΒ

ΣΥΒΒ

Ιντεγερ Συβτραχτιον

ΣYBB $o\pi 1$, $o\pi 2$

OPERATION (op1) ⇐ (op1) - (op2)

DATA TYPES BYTE

Performs a 2's complement binary subtraction of the source operand specified by op2 from the destination operand specified by op1. The result is then stored in op1.

FLAGS

E	Z	V	С	Ν
*	*	*	S	*

- E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
- Z Set if result equals zero. Cleared otherwise.
- V Set if an arithmetic underflow occurred, i.e. the result can not be represented in the specified data type. Cleared otherwise.
- C Set if a borrow is generated. Cleared otherwise.
- N Set if the most significant bit of the result is set. Cleared otherwise.

	ΒΣΟ/Τασκινγ	/		
Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
SUBB	SUB	Rb _l ,Rbm	21 nm	2
SUBB	SUB	Rb _h ,#data ₃	29 n:0###	2
SUBB	SUB	reg,#data ₆	27 RR ## ##	4
SUBB	SUB	Rb _i ,[Rw _i]	29 n:10ii	2
SUBB	SUB	Rb _h ,[Rwi+]	29 n:11ii	2
SUBB	SUB	reg,mem	23 RR MM MM	4
SUBB	SUB	mem,reg	25 RR MM MM	4



ΣΥΒΧ

ΣΥΒΧ

Ιντεger Συβτραχτιον ωιτη Χαρρψ

ΣYBX $o\pi 1$, $o\pi 2$

OPERATION (op1) ← (op1) - (op2) - (C)

DATA TYPES WORD

Performs a 2's complement binary subtraction of the source operand specified by op2 and the previously generated carry bit from the destination operand specified by op1. The result is then stored in op1. This instruction can be used to perform multiple precision arithmetic.

FLAGS

E	Z	v	C	N
*	S	*	S	*

- E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
- Z Set if result equals zero and previous Z flag was set. Cleared otherwise.
- V Set if an arithmetic underflow occurred, i.e. the result can not be represented in the specified data type. Cleared otherwise.
- C Set if a borrow is generated. Cleared otherwise.
- N Set if the most significant bit of the result is set. Cleared otherwise.

Μνεμονιχ	ΒΣΟ/Τασκινγ Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
SUBC	SUBC	Rw _h ,Rw _m	30 nm	2
SUBC	SUBC	Rw₀,#data₃	38 n:0###	2
SUBC	SUBC	reg,#dat a 6	36 RR ##	4
SUBC	SUBC	Rw _h ,[Rw _i]	38 n:10ii	2
SUBC	SUBC	Rw _h ,[Rw _i +]	38 n:11ii	2
SUBC	SUBC	reg,mem	32 RR MM MM	4
SUBC	SUBC	mem,reg	34 RR MM MM	4



ΣΥΒΧΒ

ΣΥΒΧΒ

Ιντεger Συβτραχτιον ωιτη Χαρρψ

ΣΥΒΧΒ οπ1, οπ2

OPERATION (op1) ← (op1) - (op2) - (C)

DATA TYPES BYTE

Performs a 2's complement binary subtraction of the source operand specified by op2 and the previously generated carry bit from the destination operand specified by op1. The result is then stored in op1. This instruction can be used to perform multiple precision arithmetic.

FLAGS

E	Z	V	С	N
*	S	*	S	*

- E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
- Z Set if result equals zero and previous Z flag was set. Cleared otherwise.
- V Set if an arithmetic underflow occurred, i.e. the result can not be represented in the specified data type. Cleared otherwise.
- C Set if a borrow is generated. Cleared otherwise.
- N Set if the most significant bit of the result is set. Cleared otherwise.

Μνεμονιχ	ΒΣΟ/Τασκινγ Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
SUBCB	SUBC	Rb _i ,Rbm	31 nm	2
SUBCB	SUBC	Rb _h ,#data ₈	39 n:0###	2
SUBCB	SUBC	reg,#data ₆	37 RR ## ##	4
SUBCB	SUBC	Rb _h ,[Rw _i]	39 n:10ii	2
SUBCB	SUBC	Rb,[Rw+]	39 n:11ii	2
SUBCB	SUBC	reg,mem	33 RR MM MM	4
SUBCB	SUBC	mem,reg	35 RR MM MM	4



ТРАП

ТРАП

Σοφτωαρε Τραπ

ΤΡΑΠ οπ1

F

> Invokes a trap or interrupt routine based on the specified operand, op1. The invoked routine is determined by branbing to the specified vector table entry point. This routine has no indication of whether it was called by software or hardware. System state is preserved identically to hardware interrupt entry except that the CPU priority level is not affected. The RETI, return from interrupt, instruction is used to resume execution after the trap or interrupt routine has completed. The CSP is pushed if segmentation after the trap of intercated by the SGTDIS bit in the SYSCON register.

LAGS	E	Ζ	V

-	-	-	-	-
_	_			_

С

Ν

- E Not affected.
- Z Not affected.
- V Not affected.
- C Not affected.
- N Not affected.

	ΒΣΟ/Τασκιν	1		_
Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
TRAP	TRAP	#tra p	9B t:ttt0	2



ΞΟΡ

ΞΟΡ

Λογιχαλ Εξχλυσισε ΟΡ

 $\Xi OP \quad o\pi 1, o\pi 2$

OPERATION (op1)⇐ (op1)⊕ (op2)

DATA TYPES WORD

Performs a bitwise logical EXCLUSIVE OR on each bit of the source operand specified by op2 and the destination operand specified by op1. The result is then stored in op1.

FLAGS

E	Z	V	С	Ν
*	*	0	0	*

- E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
- Z Set if result equals zero. Cleared otherwise.
- V Always cleared.
- C Always cleared.
- N Set if the most significant bit of the result is set. Cleared otherwise.

	ΒΣΟ/Τασκινγ			
Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
XOR	XOR	Rw _n ,Rw _m	50 nm	2
XOR	XOR	Rwn,#data₃	58 n:0###	2
XOR	XOR	reg,#data ₆	56 RR ## ##	4
XOR	XOR	Rwn,[Rwi]	58 n:10ii	2
XOR	XOR	Rw _n ,[Rw _i +]	58 n:11ii	2
XOR	XOR	reg,mem	52 RR MM MM	4
XOR	XOR	mem,reg	54 RR MM MM	4



ΞΟΡΒ

ΞΟΡΒ

Logical Exclusive OR

$\Xi OP \quad o\pi 1, o\pi 2$

OPERATION	(op1)⇐ (op1)⊕	(op2)
-----------	---------------	-------

DATA TYPES BYTE

Performs a bitwise logical EXCLUSIVE OR on each bit of the source operand specified by op2 and the destination operand specified by op1. The result is then stored in op1.

FLAGS

E	Z	V	С	Ν
*	*	0	0	*

- E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
- Z Set if result equals zero. Cleared otherwise.
- V Always cleared.
- C Always cleared.
- N Set if the most significant bit of the result is set. Cleared otherwise.

	ΒΣΟ/Τασκινγ			_
Μνεμονιχ	Μνεμονιχ	Οπερανδσ	Φορματ	Βψτεσ
XORB	XOR	Rb _n ,Rbm	51 nm	2
XORB	XOR	Rb _n ,#data ₃	59 n:0###	2
XORB	XOR	reg,#data ₆	57 RR ## ##	4
XORB	XOR	Rb _n ,[Rw _i]	59 n:10ii	2
XORB	XOR	Rb _n ,[Rw+]	59 n:11ii	2
XORB	XOR	reg,mem	53 RR MM MM	4
XORB	XOR	mem,reg	55 RR MM MM	4





APPENDIX B

ST10x166 REGISTERS

B. ST10x166 REGISTERS

This part of the Appendix contains a summary of tion Registers are summarized and ordered by adall registers incorpored in the ST10x166. Section dress, while Section B.3 lists all Special Function B.1 lists all CPU General Purpose Registers. In Registers imphabetial order. Section B.2, all ST10x166 Specific Special Func-

B.1 CPU GENERAL PURPOSE REGISTERS (GPRs)

CPU General Purpose Registers are accessed via RAM space. All GPRs are bit addressable. the Context Pointer (CP). The Context Pointer

must be programmed such that the accessed GPRs are always located in the internal RAM space. All GPRs are always located in the internal

Name	Physical Address	8-Bit Address	Description		Reset Value
R0	(CP) + 0	F0h	CPU General Purpose Register	R0	XXXXh
R1	(CP) + 2	F1h	CPU General Purpose Register	R1	XXXXh
R2	(CP) + 4	F2h	CPU General Purpose Register	R2	XXXXh
R3	(CP) + 6	F3h	CPU General Purpose Register	R3	XXXXh
R4	(CP) + 8	F4h	CPU General Purpose Register	R4	XXXXh
R5	(CP) + 10	F5h	CPU General Purpose Register	R5	XXXXh
R6	(CP) + 12	F6h	CPU General Purpose Register	R6	XXXXh
R7	(CP) + 14	F7h	CPU General Purpose Register	R7	XXXXh
R8	(CP) + 16	F8h	CPU General Purpose Register	R8	XXXXh
R9	(CP) + 18	F9h	CPU General Purpose Register	R9	XXXXh
R10	(CP) + 20	FAh	CPU General Purpose Register	R10	XXXXh
R11	(CP) + 22	FBh	CPU General Purpose Register	R11	XXXXh
R12	(CP) + 24	FCh	CPU General Purpose Register	R12	XXXXh
R13	(CP) + 26	FDh	CPU General Purpose Register	R13	XXXXh
R14	(CP) + 28	FEh	CPU General Purpose Register	R14	XXXXh
R15	(CP) + 30	FFh	CPU General Purpose Register	R15	XXXXh

Word Registers

Byte Registers

Name	Physical Address	8-Bit Address	Description		Reset Value
RL0	(CP) + 0	F0h	CPU General Purpose Register	RL0	XXh
RH0	(CP) + 1	F1h	CPU General Purpose Register	RH0	XXh
RL1	(CP) + 2	F2h	CPU General Purpose Register	RL1	XXh
RH1	(CP) + 3	F3h	CPU General Purpose Register	RH1	XXh
RL2	(CP) + 4	F4h	CPU General Purpose Register	RL2	XXh
RH2	(CP) + 5	F5h	CPU General Purpose Register	RH2	XXh
RL3	(CP) + 6	F6h	CPU General Purpose Register	RL3	XXh
RH3	(CP) + 7	F7h	CPU General Purpose Register	RH3	XXh
RL4	(CP) + 8	F8h	CPU General Purpose Register	RL4	XXh
RH4	(CP) + 9	F9h	CPU General Purpose Register	RH4	XXh
RL5	(CP) + 10	FAh	CPU General Purpose Register	RL5	XXh
RH5	(CP) + 11	FBh	CPU General Purpose Register	RH5	XXh
RL6	(CP) + 12	FCh	CPU General Purpose Register	RL6	XXh
RH6	(CP) + 13	FDh	CPU General Purpose Register	RH6	XXh
RL7	(CP) + 14	FEh	CPU General Purpose Register	RL7	XXh
RH7	(CP) + 15	FFh	CPU General Purpose Register	RH7	XXh



SPECIAL FUNCTION REGISTERS Ordered by Address

Name	Physcial Address	8-Bit Address	Description	Reset Value
DPP0	FE00h	00h	CPU Data Page Pointer 0 Register (4 bits)	0000h
DPP1	FE02h	01h	CPU Data Page Pointer 1 Register (4 bits)	0001h
DPP2	FE04h	02h	CPU Data Page Pointer 2 Register (4 bits)	0002h
DPP3	FE06h	03h	CPU Data Page Pointer 3 Register (4 bits)	0003h
CSP	FE08h	04h	CPU Code Segment Pointer Register (2 bits, read only) 0000h
	FE0Ah	05h	(reserved)	
MDH	FE0Ch	06h	CPU Multiply/Divide Register - High Word	0000h
MDL	FE0Eh	07h	CPU Multiply/Divide Register - Low Word	0000h
СР	FE10h	08h	CPU Context Pointer Register	FC00h
SP	FE12h	09h	CPU System Stack Pointer Register	FC00h
STKOV	FE14h	0Ah	CPU Stack Overflow Pointer Register	FA00h
STKUN	FE16h	0Bh	CPU Stack Underflow Pointer Register	FC00h
ADDRSEL1	FE18h	0Ch	Address Select Register	0000h
	•	•	•	
	•	•	•	
	FE3Eh	1Fh	(reserved)	
T2	FE40h	20h	GPT1 Timer 2 Register	0000h
Т3	FE42h	21h	GPT1 Timer 3 Register	0000h
T4	FE44h	22h	GPT1 Timer 4 Register	0000h
Т5	FE46h	23h	GPT2 Timer 5 Register	0000h
Т6	FE48h	24h	GPT2 Timer 6 Register	0000h
CAPREL	FE4Ah	25h	GPT2 Capture/Reload Register	0000h
	FE4Ch	26h	(reserved)	
	FE4Eh	27h	(reserved)	



Name	Physical Address	8-Bit Address	Description	Reset Value
Т0	FE50h	28h	CAPCOM Timer 0 Register	0000h
T1	FE52h	29h	CAPCOM Timer 1 Register	0000h
TOREL	FE54h	2Ah	CAPCOM Timer 0 Reload Register	0000h
T1REL	FE56h	2Bh	CAPCOM Timer 1 Reload Register	0000h
	FE58h	2Ch	(reserved)	
	•	•	•	
	•	•	•	
	FE7Eh	3Fh	(reserved)	
CC0	FE80h	40h	CAPCOM Register 0	0000h
CC1	FE82h	41h	CAPCOM Register 1	0000h
CC2	FE84h	42h	CAPCOM Register 2	0000h
CC3	FE86h	43h	CAPCOM Register 3	0000h
CC4	FE88h	44h	CAPCOM Register 4	0000h
CC5	FE8Ah	45h	CAPCOM Register 5	0000h
CC6	FE8Ch	46h	CAPCOM Register 6	0000h
CC7	FE8Eh	47h	CAPCOM Register 7	0000h
CC8	FE90h	48h	CAPCOM Register 8	0000h
CC9	FE92h	49h	CAPCOM Register 9	0000h
CC10	FE94h	4Ah	CAPCOM Register 10	0000h
CC11	FE96h	4Bh	CAPCOM Register 11	0000h
CC12	FE98h	4Ch	CAPCOM Register 12	0000h
CC13	FE9Ah	4Dh	CAPCOM Register 13	0000h
CC14	FE9Ch	4Eh	CAPCOM Register 14	0000h
CC15	FE9Eh	4Fh	CAPCOM Register 15	



Name	Physical Address	8-Bit Address	Description	Reset Value
ADDAT	FEA0h	50h	A/D Converter Result Register	0000h
	FEA2h	51h	(reserved)	
	•	ù	•	
	•	ù	•	
	FEACh	56h	(reserved)	
WDT	FEAEh	57h	Watchdog Timer Register (read only)	0000h
SOTBUF	FEB0h	58h	Serial Channel 0 Transmit Buffer Register (write only)	0000h
SORBUF	FEB2h	59h	Serial Channel 0 Receive Buffer Register (read only)	XXXXh
SOBG	FEB4h	5Ah	Serial Channel 0 Baud Rate Generator/ Reload Register	0000h
	FEB6h	5Bh	(reserved)	
S1TBUF	FEB8h	5Ch	Serial Channel 1 Transmit Buffer Register (write only)	0000h
S1RBUF	FEBAh	5Dh	Serial Channel 1 Receive Buffer Register (read only)	XXXXh
S1BG	FEBCh	5Eh	Serial Channel 1 Baud Rate (Generator/ Reload Register	0000h
	FEBEh	5Fh	(reserved)	
PECC0	FEC0h	60h	PEC Channel 0 Control Register	0000h
PECC1	FEC2h	61h	PEC Channel 1 Control Register	0000h
PECC2	FEC4h	62h	PEC Channel 2 Control Register	0000h
PECC3	FEC6h	63h	PEC Channel 3 Control Register	0000h
PECC4	FEC8h	64h	PEC Channel 4 Control Register	0000h
PECC5	FECAh	65h	PEC Channel 5 Control Register	0000h
PECC6	FECCh	66h	PEC Channel 6 Control Register	0000h
PECC7	FECEh	67h	PEC Channel 7 Control Register	0000h
	FED0h	68h	(reserved)	
	•	ù	•	
	•	ù	•	
	FEFEh	7Fh	(reserved)	



Name	Physical Address	8-Bit Address	Description	Reset Value
P0	FF00h	80h	Port 0 Register	0000h
DP0	FF02h	81h	Port 0 Direction Control Register	0000h
P1	FF04h	82h	Port 1 Register	0000h
DP1	FF06h	83h	Port 1 Direction Control Register	0000h
P4	FF08h	84h	Port 4 Register (2 Bits)	0000h
DP4	FF0Ah	85h	Port 4 Direction Control Register (2 Bits)	0000h
SYSCON	FF0Ch	86h	CPU System Configuration Register * system configuration selected during reset	0XX0h*
MDC	FF0Eh	87h	CPU Multiply/Divide Control Register	0000h
PSW	FF10h	88h	CPU Program Status Word	0000h
	FF12h	89h	(reserved)	
BUSCON1	FF14h	8Ah	Bus Configuration Register	0000h
	•	•	•	
	•	•	•	
	FF1Ah	8Dh	(reserved)	
ZEROS	FF1Ch	8Eh	Constant Value 0's Register (read only)	0000h
ONES	FF1Eh	8Fh	Constant Value 1's Register (read only)	FFFFh
	FF20h	90h	(reserved)	
	•	•	•	
	•	•	•	
	FF3Eh	9Fh	(reserved)	

Bit Addressable Special Function Registers



Name	Physical Address	8-Bit Address	Description	Reset Value
T2CON	FF40h	A0h	GPT1 Timer 2 Control Register	0000h
T3CON	FF42h	A1h	GPT1 Timer 3 Control Register	0000h
T4CON	FF44h	A2h	GPT1 Timer 4 Control Register	0000h
T5CON	FF46h	A3h	GPT1 Timer 5 Control Register	0000h
T6CON	FF48h	A4h	GPT1 Timer 6 Control Register	0000h
	FF4Ah	A5h	(reserved)	
	FF4Ch	A6h	(reserved)	
	FF4Eh	A7h	(reserved)	
T01CON	FF50h	A8h	CAPCOM Timer 0 and Timer 1 Control Registe	r 0000h
ССМО	FF52h	A9h	CAPCOM Mode Control Register 0	0000h
CCM1	FF54h	ААН	CAPCOM Mode Control Register 1	0000h
CCM2	FF56h	ABh	CAPCOM Mode Control Register 2	0000h
ССМЗ	FF58h	ACh	CAPCOM Mode Control Register 3	0000h
	FF5Ah	ADh	(reserved)	
	FF5Ch	AEh	(reserved)	
	FF5Eh	AFh	(reserved)	
T2IC	FF60h	B0h	GPT1 Timer 2 Interrupt Control Register	0000h
T3IC	FF62h	B1h	GPT1 Timer 3 Interrupt Control Register	0000h
T4IC	FF64h	B2h	GPT1 Timer 4 Interrupt Control Register	0000h
T5IC	FF66h	B3h	GPT2 Timer 5 Interrupt Control Register	0000h
T6IC	FF68h	B4h	GPT2 Timer 6 Interrupt Control Register	0000h
CRIC	FF6Ah	B5h	GPT2 CAPREL Interrupt Control Register	0000h



Name	Physical Address	8-Bit Address	Description	Reset Value
SOTIC	FF6Ch	B6h	Serial Channel 0 Transmit Interrupt Control Register	0000h
SORIC	FF6Eh	B7h	Serial Channel 0 Receive Interrupt Control Register	0000h
SOEIC	FF70h	B8h	Serial Channel 0 Error Interrupt Control Register	0000h
S1TIC	FF72h	B9h	Serial Channel 1 Transmit Interrupt Control Register	0000h
S1RIC	FF74h	BAh	Serial Channel 1 Receive Interrupt Control Register	0000h
S1EIC	FF76h	BBh	Serial Channel 1 Error Interrupt Control Regis	ter 0000h
CCOIC	FF78h	BCh	CAPCOM Register 0 Interrupt Control Register	r 0000h
CC1IC	FF7Ah	BDh	CAPCOM Register 1 Interrupt Control Register	r 0000h
CC2IC	FF7Ch	BEh	CAPCOM Register 2 Interrupt Control Register	r 0000h
CC3IC	FF7Eh	BFh	CAPCOM Register 3 Interrupt Control Register	r 0000h
CC4IC	FF80h	C0h	CAPCOM Register 4 Interrupt Control Registe	r 0000h
CC5IC	FF82h	C1h	CAPCOM Register 5 Interrupt Control Registe	r 0000h
CC6IC	FF84h	C2h	CAPCOM Register 6 Interrupt Control Registe	r 0000h
CC7IC	FF86h	C3h	CAPCOM Register 7 Interrupt Control Registe	r 0000h
CC8IC	FF88h	C4h	CAPCOM Register 8 Interrupt Control Registe	r 0000h
CC9IC	FF8Ah	C5h	CAPCOM Register 9 Interrupt Control Register	r 0000h
CC10IC	FF8Ch	C6h	CAPCOM Register 10 Interrupt Control Regist	er 0000h
CC11IC	FF8Eh	C7h	CAPCOM Register 11 Interrupt Control Regist	er 0000h
CC12IC	FF90h	C8h	CAPCOM Register 12 Interrupt Control Regist	er 0000h
CC13IC	FF92h	C9h	CAPCOM Register 13 Interrupt Control Regist	er 0000h
CC14IC	FF94h	CAh	CAPCOM Register 14 Interrupt Control Register	er 0000h
CC15IC	FF96h	CBh	CAPCOM Register 15 Interrupt Control Register	er 0000h



Name	Physical Address	8-Bit Address	Description	Reset Value
ADCIC	FF98h	CCh	A/D Converter End of Conversion Interrupt Control Register	0000h
ADEIC	FF9Ah	CDh	A/D Converter Overrun Error Interrupt Contro Register	0000h
TOIC	FF9Ch	CEh	CAPCOM TImer 0 Interrupt Control Register	0000h
T1IC	FF9Eh	CFh	CAPCOM Timer 1 Interrupt Control Register	0000h
ADCON	FFA0h	D0h	A/D Converter Control Register	0000h
P5	FFA2h	D1h	Port 5 Register (10 Bits, read only)	XXXXh
	FFA4h	D2h	(reserved)	
	•	•	•	
	•	•	•	
	FFAAh	D5h	(reserved)	
TFR	FFACh	D6h	Trap Flag Register	0000h
WDTCON	FFAEh	D7h	Watchdog Timer Control Register for Watchdog Timer overflow	0000h 0002h



Name	Physical Address	8-Bit Address	Description	Reset Value
SOCON	FFB0h	D8h	Serial Channel 0 Control Register	0000h
	FFB2h	D9h	(reserved)	
	FFB4h	DAh	(reserved)	
	FFB6h	DBh	(reserved)	
S1CON	FFB8h	DCh	Serial Channel 1 Control Register	0000h
	FFBAh	DDh	(reserved)	
	FFBCh	DEh	(reserved)	
	FFBEh	DFh	(reserved)	
P2	FFC0h	E0h	Port 2 Register	0000h
DP2	FFC2h	E1h	Port 2 Direction Control Register	0000h
P3	FFC4h	E2h	Port 3 Register	0000h
DP3	FFC6h	E3h	Port 3 Direction Control Register	0000h
	FFC8h	E4h	(reserved)	
	•	•	ù	
	•	ù	•	
	FFDEh	EFh	(reserved)	



SPECIAL FUNCTION REGISTERS -ALPHABETICAL ORDER

The following table lists all SFRs which are imple- Bit addressable SFRs are marked with the letter mented in the ST10x166 in alphabetial order. "b" in column "Name".

Name		Physical Address	8-Bit Address	Description	Reset Value
ADCIC	b	FF98h	CCh	A/D Converter End of Conversion Interrupt Control Register	0000h
ADCON	b	FFA0h	D0h	A/D Converter Control Register	0000h
ADDAT		FEA0h	50h	A/D Converter Result Register	0000h
ADDRSEL1		FE18h	0Ch	Address Select Register	0000h
ADEIC	b	FF9Ah	CDh	A/D Converter Overrun Error Interrupt Cont Register	r ð D00h
BUSCON1	b	FF14h	8Ah	Bus Configuration Register	0000h
CAPREL		FE4Ah	25h	GPT2 Capture/Reload Register	0000h
CC0		FE80h	40h	CAPCOM Register 0	0000h
CCOIC	b	FF78h	BCh	CAPCOM Register 0 Interrupt Control Register	0000h
CC1		FE82h	41h	CAPCOM Register 1	0000h
CC1IC	b	FF7Ah	BDh	CAPCOM Register 1 Interrupt Control Register	0000h
CC2		FE84h	42h	CAPCOM Register 2	0000h
CC2IC	b	FF7Ch	BEh	CAPCOM Register 2 Interrupt Control Register	0000h
CC3		FE86h	43h	CAPCOM Register 3	0000h
CC3IC	b	FF7Eh	BFh	CAPCOM Register 3 Interrupt Control Register	0000h
CC4		FE88h	44h	CAPCOM Register 4	0000h
CC4IC	b	FF80h	C0h	CAPCOM Register 4 Interrupt Control Register	0000h



Name		Physical Address	8-Bit Address	Description	Reset Value
CC5		FE8Ah	45h	CAPCOM Register 5	0000h
CC5IC	b	FF82h	C1h	CAPCOM Register 5 Interrupt Control Register	0000h
CC6		FE8Ch	46h	CAPCOM Register 6	0000h
CC6IC	b	FF84h	C2h	CAPCOM Register 6 Interrupt Control Register	0000h
CC7		FE8Eh	47h	CAPCOM Register 7	0000h
CC7IC	b	FF86h	C3h	CAPCOM Register 7 Interrupt Control Register	0000h
CC8		FE90h	48h	CAPCOM Register 8	0000h
CC8IC	b	FF88h	C4h	CAPCOM Register 8 Interrupt Control Register	0000h
CC9		FE92h	49h	CAPCOM Register 9	0000h
CC9IC	b	FF8Ah	C5h	CAPCOM Register 9 Interrupt Control Register	0000h
CC10		FE94h	4Ah	CAPCOM Register 10	0000h
CC10IC	b	FF8Ch	C6h	CAPCOM Register 10 Interrupt Control Register	0000h
CC11		FE96h	4Bh	CAPCOM Register 11	0000h
CC11IC	b	FF8Eh	C7h	CAPCOM Register 11 Interrupt Control Register	0000h
CC12		FE98h	4Ch	CAPCOM Register 12	0000h
CC12IC	b	FF90h	C8h	CAPCOM Register 12 Interrupt Control Register	0000h
CC13		FE9Ah	4Dh	CAPCOM Register 13	0000h
CC13IC	b	FF92h	C9h	CAPCOM Register 13 Interrupt Control Register	0000h



Name		Physical Address	8-Bit Address	Description	Reset Value
CC14		FE9Ch	4Eh	CAPCOM Register 14	0000h
CC14IC	b	FF94h	CAh	CAPCOM Register 14 Interrupt Control Register	0000h
CC15		FE9Eh	4Fh	CAPCOM Register 15	0000h
CC15IC	b	FF96h	CBh	CAPCOM Register 15 Interrupt Control Register	0000h
ССМ0	b	FF52h	A9h	CAPCOM Mode Control Register 0	0000h
CCM1	b	FF54h	AAh	CAPCOM Mode Control Register 1	0000h
CCM2	b	FF56h	ABh	CAPCOM Mode Control Register 2	0000h
ССМЗ	b	FF58h	ACh	CAPCOM Mode Control Register 3	0000h
СР		FE10h	08h	CPU Context Pointer Register	FC00h
CRIC	b	FF6Ah	B5h	GPT2 CAPREL Interrupt Control Register	0000h
CSP		FE08h	04h	CPU Code Segment Pointer Register (2 Bits, read only)	0000h
DP0	b	FF02h	81h	Port 0 Direction Control Register	0000h
DP1	b	FF06h	83h	Port 1 Direction Control Register	0000h
DP2	b	FFC2h	E1h	Port 2 Direction Control Register	0000h
DP3	b	FFC6h	E3h	Port 3 Direction Control Register	0000h
DP4	b	FF0Ah	85h	Port 4 Direction Control Register (2 Bits)	0000h
DPP0		FE00h	00h	CPU Data Page Pointer 0 Register (4 Bits)	0000h
DPP1		FE02h	01h	CPU Data Page Pointer 1 Register (4 Bits)	0001h
DPP2		FE04h	02h	CPU Data Page Pointer 2 Register (4 Bits)	0002h
DPP3		FE06h	03h	CPU Data Page Pointer 3 Register (4 Bits)	0003h
MDC	b	FF0Eh	87h	CPU Multiply/Divide Control Register	0000h
MDH		FE0Ch	06h	CPU Multiply/Divide Register - High Word	0000h
MDL		FE0Eh	07h	CPU Multiply/Divide Register - Low Word	0000h
ONES	b	FF1Eh	8Fh	Constant Value 1's Register (read only)	FFFFh



Name		Physical Address	8-Bit Address	Description	Reset Value
P0	b	FF00h	80h	Port 0 Register	0000h
P1	b	FF04h	82h	Port 1 Register	0000h
P2	b	FFC0h	E0h	Port 2 Register	0000h
P3	b	FFC4h	E2h	Port 3 Register	0000h
P4	b	FF08h	84h	Port 4 Register (2 Bits)	0000h
P5	b	FFA2h	D1h	Port 5 Register (10 Bits, read only)	XXXXh
PECC0		FEC0h	60h	PEC Channel 0 Control Register	0000h
PECC1		FEC2h	61h	PEC Channel 1 Control Register	0000h
PECC2		FEC4h	62h	PEC Channel 2 Control Register	0000h
PECC3		FEC6h	63h	PEC Channel 3 Control Register	0000h
PECC4		FEC8h	64h	PEC Channel 4 Control Register	0000h
PECC5		FECAh	65h	PEC Channel 5 Control Register	0000h
PECC6		FECCh	66h	PEC Channel 6 Control Register	0000h
PECC7		FECEh	67h	PEC Channel 7 Control Register	0000h
PSW	b	FF10h	88h	CPU Program Status Word	0000h
S0BG		FEB4h	5Ah	Serial Channel 0 Baud Rate Generator/ Reload Register	0000h
SOCON	b	FFB0h	D8h	Serial Channel 0 Control Register	0000h
SOEIC	b	FF70h	B8h	Serial Channel 0 Error Interrupt Control Register	0000h
SORBUF		FEB2h	59	Serial Channel 0 Receive Buffer Register (read only)	XXXXh
SORIC	b	FF6Eh	B7h	Serial Channel 0 Receive Interrupt Control Register	0000h
SOTBUF		FEB0h	58h	Serial Channel 0 Transmit Buffer Register (write only)	0000h
SOTIC	b	FF6Ch	B6h	Serial Channel 0 Transmit Interrupt Control Register	0000h



Name	Physical Address	8-Bit Address	Description	Reset Value
S1BG	FEBCh	5Eh	Serial Channel 1 Baud Rate Generator/ Reload Register	0000h
S1CON k	FFB8h	DCh	Serial Channel 1 Control Register	0000h
S1EIC b	FF76h	BBh	Serial Channel 1 Error Interrupt Control Register	0000h
S1RBUF	FEBAh	5Dh	Serial Channel 1 Receive Buffer Register (read only)	XXXXh
S1RIC b	FF74h	BAh	Serial Channel 1 Receive Interrupt Control Register	0000h
S1TBUF	FEB8h	5Ch	Serial Channel 1 Transmit Buffer Register (write only)	0000h
S1TIC b	FF72h	B9h	Serial Channel 1 Transmit Interrupt Control Register	0000h
SP	FE12h	09h	CPU System Stack Pointer Register	FC00h
STKOV	FE14h	0Ah	CPU Stack Overflow Pointer Register	FA00h
STKUN	FE16h	0Bh	CPU Stack Underflow Pointer Register	FC00h
SYSCON k	FF0Ch	86h	CPU System Configuration Register * system configuration selected during reser	0XX0h*
то	FE50h	28h	CAPCOM Timer 0 Register	0000h
T01CON k	FF50h	A8h	CAPCOM Timer 0 and Timer 1 Control Register	0000h
TOIC k	FF9Ch	CEh	CAPCOM Timer 0 Interrupt Control Register	0000h
TOREL	FE54h	2Ah	CAPCOM Timer 0 Reload Register	0000h
T1	FE52h	29h	CAPCOM Timer 1 Register	0000h
T1IC k	FF9Eh	CFh	CAPCOM Timer 1 Interrupt Control Register	0000h
T1REL	FE56h	2Bh	CAPCOM Timer 1 Reload Register	0000h



Name		Physical Address	8-Bit Address	Description	Reset Value
T2		FE40h	20h	GPT1 Timer 2 Register	0000h
T2CON	b	FF40h	A0h	GPT1 Timer 2 Control Register	0000h
T2IC	b	FF60h	B0h	GPT1 Timer 2 Interrupt Control Register	0000h
Т3		FE42h	21h	GPT1 Timer 3 Register	0000h
T3CON	b	FF42h	A1h	GPT1 Timer 3 Control Register	0000h
T3IC	b	FF62h	B1h	GPT1 Timer 3 Interrupt Control Register	0000h
T4		FE44h	22h	GPT1 Timer 4 Register	0000h
T4CON	b	FF44h	A2h	GPT1 Timer 4 Control Register	0000h
T4IC	b	FF64h	B2h	GPT1 Timer 4 Interrupt Control Register	0000h
T5		FE46h	23h	GPT1 Timer 5 Register	0000h
T5CON	b	FF46h	A3h	GPT1 Timer 5 Control Register	0000h
T5IC	b	FF66h	B3h	GPT1 Timer 5 Interrupt Control Register	0000h
Т6		FE48h	24h	GPT2 Timer 6 Register	0000h
T6CON	b	FF48h	A4h	GPT2 Timer 6 Control Register	0000h
T6IC	b	FF68h	B4h	GPT2 Timer 6 Interrupt Control Register	0000h
TFR	b	FFACh	D6h	Trap Flag Register	0000h
WDT		FEAEh	57h	Watchdog Timer Register (read only)	0000h
WDTCON	b	FFAEh	D7h	Watchdog Timer Control Register for Watchdog Timer overflow	0000h 0002h
ZEROS	b	FF1Ch	8Eh	Constant Value 0's Register (read only)	0000h



APPENDIX C

APPLICATION EXAMPLE

C. APPLICATION EXAMPLE

This portion of the period the subdivided nto two 3) sections. Section C.1 shows examples for the use of different types of memories connected to the ST10x166 in different external bus cogurations Section C.2 contains formulas, tables and examples for programming the ST10x166 wait states described in detail in section 9.7.

MICROELECTRONICS

C.1 EXTERNAL BUS AND MEMORY CONFIGURATIONS

A description of the possible ST10x166 external bus configuration modes which are determined by the state of the EBC1, EBC0 and BUSACT input pins during reset can be found in chapter 9. Note that the blowingexamples refer to the non-segmented memory model which supports only 64Kbytes of memory space. Thus, port pins P4.1 and P4.0 are not required as outputs additional segment address bits (A17 and A16).

1) 16-bit Addresses, 8-bit Data, Multiplexed Bus

(External RAM/ROM: Byte-Organized Memories)

This configuration is shown in figure C.1. An external memory is implemented by a 32Kx8 EPROM and an 8Kx8 RAM. The connected external bus is used for both 16-bit addresses and 8-bit data. Because of time-multiplexing, an external address latch is required for the lower byte of the address.

2) 16-bit Addresses, 8-bit Data, Non-Multiplexed Buses

(External RAM/ROM: Byte-Organized Memories)

This configuration is shown in figure C.2. The external memory is implemented by a 32Kx8 EPROM and an 8Kx8 RAM. Because two separate 8-bit Data and 16-bit Address buses are used, no external address latch is required.

16-bit Addresses, 16-bit Data, Multiplexed Bus

(External RAM/ROM: Both Word- and Byte-**Organized Memories**)

This configuration is shown in figure C.3. The external memory is implemented by one 32Kx16 EPROM and by two 8Kx8 RAMs. The connected external bus is used for both 16-bit addresses and 16-bit data. Because of timemultiplexing, two external address latches are required. The EPROM can only be accessed wordwise, while the RAMs can also be accessed bytewise, provided that the function of the BHE output pin is not disabled. In this case, the address signal A0 selects the lower byte memory and the active lood HE signal selects the upper byte memory.

4) 16-bit Addresses, 16-bit Data, Non-Multiplexed Buses (External RAM/ROM: Both Word- and Byte-**Organized Memories**)

This configuration shown in figure C.4 is the fastest external memory access mode. The external memory is implemented by one 32Kx16 EPROM and by two 8Kx8 RAMs. Because two separate 16-bit data and 16-bit address buses are used, no external address latch is required. The EPROM can only be accessed wordwise, while the RAMs can also be accessed bytewise, provided that the function of the BHE output pin is not isabled. In this case, the address signal A0 selects the lower byte memory and the active logHE signal selects the upper byte memory.

C - Application Examples



Figure C-1. 16-Bit Addresses, 8-Bit Data, Multiplexed Bus Configuration





Figure C-2. 16-Bit Addresses, 8-Bit Data, Non-Multiplexed Bus Configuration



C - Application Examples



Figure C-3. 16-Bit Addresses, 16-Bit Data, Multiplexed Bus Configuration




Figure C-4. 16-Bit Addresses, 16-Bit Data, Non-Multiplexed Bus Configuration



C.2 CALCULATION OF THE USER SELECTABLE BUS TIMING PARAMETERS

This section provides tables which ease the calcu-na: lation of the number of the ST10x166's wait states which must be programmed into the MCTC bit field and/or MTTC bit of the SYSCON register to match n: the external memory timing specifications.

The followingparticular memory accesses are considered in this section:

- Memory Read via a Multiplexed Bus with 1) Read/Write Delay
- Memory Write via a Multiplexed Bus with 2) Read/Write Delay
- 3) Memory Read via a Non-Multiplexed Bus with Read/Write Delay
- Memory Write via a Non-Multiplexed Bus with Read/Write Delay

Two types of tables exist for each of these memory Note: The ST10x166's wait states can be proaccesses. The tables signified by an extension '.a' accesses. The tables signified by an extension '.a' grammed in increments of one. To get the number contain formulas for the determination of both the of required wait states to be programmed, any maximum values of particular timing parameters at value (n1, n2, n3) calculated by means of the forgiven numbers of wait states and of the numbers of mulas in tables 'a' must be rounded up to the next required wait states at given timing parameter val- integer value (e.g. $1.2 \rightarrow 2$). If a calculation already ues. These tables consist of columns, as follows:

- Symbol: Specifies commonly used symbols of the particular timing parameters.
- Meaning: Provides a short explanation of the symbolic timing parameters.
- 40MHz Clock: Specifies formulas to be used at a fixed oscillator frequency of 40MHz.
- Variable Timing: Specifies formulas to be used at a variable oscillator frequency.

Other so called 'Quick Tables', signified by an extension '.b', contain results calated by inseting typical values into the formulas represented in the (t_{cs}) may be as long as the Address to Valid Data In correspondingable '.a'.

The required number of wait states are specified in all subsequent tables by symbols, as follows:

For memory read accesses:

n1: Number of wait states required to match 'Address to Valid Data In Time' $0 \le n1 \le 15$; n1 integer

n2: Number of wait states required to match 'RD to Valid Data In Time' $0 \le n2 \le 15$; n2 integer

> Number of wait states required to match 'Data Float AfteRD Time' $0 \le n3 \le 1$; n3 integer

Total number of resulting wait states $n = max\{n1, n2\}+n3$

For memory write accesses:

- n1: Number of wait states required to match 'Write Pulse Low Time' $0 \le n1 \le 15; n1$ integer
- n2: Number of wait states required to match 'Data Valid toWR Time' $0 \le n2 \le 15$; n2 integer
- Total number of resulting wait states n: required $n = max\{n1, n2\}$

suppliesan integer result (e.g. 1.0), one has to perform a worst case evaluation of the selected cation (signal delays, etc.) to decide whether an additionalwait state must be ensideredor not. If wait state calculations supply different values for the same programmable parameter, the worst case (maximum) value must always be considered. Then the SYSCON register has to be programmed, as follows:

Note: For some memories, the Chip Select Time Time (tacc). Formulas within this document do not

consider any signal delay caused by the chip selecting logic.

All times are specified in nanoseconds [ns], unless noted otherwise.



Symbol	Meaning	40MHz Clock	Variable Timing	
t _{acc}	Address to Valid Data In	$atc ≤ = t_{17} + n1 x 50$ n1 ≥ = t_{acc} /50 - 1.5	$\begin{array}{ll} t_{acc} & \leq \mbox{=} \mbox{4TCL} \mbox{-} \mbox{25} \mbox{+} \mbox{n1} \mbox{x} \mbox{2TCL} \\ n1 & \geq \mbox{=} \mbox{(} t_{acc} \mbox{+} \mbox{25} \mbox{)} \mbox{/2TCL} \mbox{-} \mbox{2} \end{array}$	
t _{oe}	RD to Valid Data In			
t _{df}	Data Float After		$ \begin{array}{ll} t_{df} & \leq \texttt{= 2TCL - 15 + n3 x 2TCL} \\ n3 & \geq \texttt{= (t_{df} + 15) / 2TCL - 1} \end{array} $	
t	ALE Cycle Time	t = 150 + n x 50	t = 6TCL + n x 2TCL	

Table C-1. Multiplexed Memory Read With Read/Write Delay

Note :

- TCL = 1/fosc (25ns at 40MHz)
- ALE Cycle Time (= Memory Cycle Time) = 6TCL (150ns at 40MHz) for 0 wait state operation
- An address float time of 5ns must be permissible
- t₁₄,t₁₇,t₁₉: See Device Specification Section

t _{acc}	n1	t _{oe}	n2	t _{df}	n3
≤ = 75	0	≤ = 35	0	≤ = 35	0
≥= 75 ≤ = 125	1	≥= 35 ≤= 85	1	≥ = 35 ≤ = 85	1
≥ = 125 ≤ = 175	2	≥ = 85 ≤ = 135	2		
≥ = 175 ≤ = 225	3	≥ = 135 ≤ = 185	3		
≥ = 225 ≤ = 275	4	≥ = 185 ≤ = 2 35	4		
≥ = 275 ≤ = 325	5	\geq = 235 \leq = 285	5		



C - Application Examples

Symbol	Meaning	40MHz Clock	Variable Timing
twr	Write Pulse Low Time		$\begin{array}{l} t_{wr} \leq \\ n1 \geq \\ = 2TCL - 10 + n1 \ x \ 2TCL \\ n1 \geq \\ = (t_{wr} + 10) \ / 2TCL - 1 \end{array}$
t _{dw}	Data Valid toWR	t _{dw} ≤ = t₂₂ + n2 x 50 n2 ≥ = t _{dw} /50 - 0.7	$\begin{array}{l} t_{dw} \leq \\ n2 \geq \\ = (t_{dw} + 15) \ / 2TCL - 1 \end{array}$
t _{dh}	Data Hold afterWR	t _{dh} ≤ = t ₂₃ t _{dh} ≤ = 35	t _{dh} ≤ = 2TCL - 15
t _{as}	Address Setup		t _{as} ≤ = 2TCL - 15
t	ALE Cycle Time	t = 150 + n x 50	t = 6TCL + n x 2TCL

Table C-3. Multiplexed Memory Write With Read/Write Delay

Note :

- TCL = 1/ fosc (25ns at 40MHz)
- ALE Cycle Time (= Memory Cycle Time) = 6TCL (150ns at 40MHz) for 0 wait state operation
- An address float time of 5ns must be permissible
- t₆,t₈,t₁₂,t₂₂,t₂₃ : See Device Specification Section
- Take care of the and thes! These times cannoble prolonged bywait states.

t _{wr}		n1		n2	
	≤ = 40	0		≤ = 35	0
≥ = 40	≤ = 90	1	≥= 35	≤ = 85	1
≥ = 90	≤ = 140	2	≥= 85	≤ = 135	2
≥ = 140	≤ = 190	3	≥=135	≤ = 185	3
≥ = 190	≤ = 240	4	≥ = 185	≤ = 235	4
≥ = 240	≤ = 290	5	≥ = 235	≤ = 285	5
		.			.

Table C-4. Multiplexed Memory Write With Read/Write Delay (Quick Table)



Symbol	Meaning	40MHz Clock	Variable Timing
t _{acc}	Address to Valid Data In	aŧc≤ = t₁⁊ + n1 x 50 n1 ≥ = t _{wr} /50 - 1.5	$\begin{array}{l} t_{acc} \leq \ = 4TCL - 25 + n1 \ x \ 2TCL \\ n1 \geq \ = \ (t_{acc} + 25) \ / 2TCL - 2 \end{array}$
t _{oe}	RD to Valid Data In	åe≤ = t14 + n2 x 50 n2≥ = t _{dw} /50 - 0.7	t _{oe} ≤ = 2TCL - 15 + n2 x 2TCL n2 ≥ = (t _{oe} + 15) /2TCL - 1
t _{df} ¹⁾	Data Float afterRD	$\begin{array}{l} t_{df} \leq \ = \ t_{20} \ +n3 \ x \ 50 \\ n3 \leq \ = \ t_{df} \ /50 \ - \ 0.7 \end{array}$	t _{df} ≤ = 2TCL - 15+ n3 x 2TCL n3 ≥ = (t _{df} + 15) /2TCL - 1
t ¹⁾	ALE Cycle Time	t = 100 + n x 50	t = 4TCL + n x 2TCL

Table C-5. Non-Multiplexed Memory Read With Read/Write Delay

Note:

- If the external memory is only used for code storagementary be longer than specified here. In this case, n = max{n1, n2} because n3 = 0.
- ALE Cycle Time (= Memory Cycle Time) = 4TCL (100ns at 40MHz)
- t₁₄,t₁₇,t₂₀: See Device Specification Section

t _{acc}	n1	t _{oe}	n2	t _{df}	n3
≤ = 75	0	≤ = 35	0	≤ = 35	0
≥= 75 ≤=125	1	≥= 35 ≤ = 85	1	≥ = 35 ≤ = 85	1
≥ = 125 ≤ = 175	2	≥ = 85 ≤ = 135	2		
≥ = 175 ≤ = 225	3	≥ = 135 ≤ = 185	3		
≥ = 225 ≤ = 275	4	≥ = 185 ≤ = 235	4		
≥ = 275 ≤ = 325	5	\geq = 235 \leq = 285	5		



C - Application Examples

Symbol	Meaning	40MHz Clock	Variable Timing
t _{wr}	Write Pulse Low Time	$ _{vtr} \leq \ \ = \ t_{12} + n1 \ x \ 50 \\ n1 \geq \ \ = \ t_{wr} / 50 - 0.8 $	$ \begin{array}{l} t_{wr} \leq \\ n1 \geq \\ = 2TCL - 10 + n1 \ x \ 2TCL \\ n1 \geq \\ = (t_{wr} + 10) \ / 2TCL - 1 \end{array} $
t _{dw}	Data Valid toWR	t _{dw} ≤ = t ₂₂ + n2 x 50 n2 ≥ = t _{dw} /50 - 0.7	$\begin{array}{l} t_{dw} \leq \\ n2 \geq \\ = (t_{dw} + 15) \ / 2TCL - 1 \end{array}$
t _{dh}	Data Hold afterWR	t _{dh} ≤ = t₂₄ _{tdh} ≤ = 15	t _{dh} ≤ = 2TCL - 10
t _{as}	Address Setup		$t_{as} \le = 2TCL - 25$
t	ALE Cycle Time	t = 100 + n x 50	t = 4TCL + n x 2TCL

Table C-7. Non-Multiplexed Memory Write With Read/Write Delay

Note:

- ALE Cycle Time (= Memory Cycle Time) = 4TCL (100ns at 40MHz) for 0 wait state operation
- t₆,t₈,t₁₂,t₂₂,t₂₄: See Device Specification Section
- Take care of the and thes! These times cannot be rolonged by wait states.

t _{acc}		n1		t _{oe}		
	≤ = 40	0		≤ = 35	0	
≥ = 40	≤ = 90	1	≥ = 35	≤ = 85	1	
≥ = 90	≤ = 140	2	≥ = 85	≤ = 135	2	
≥ = 140	≤ = 190	3	≥=135	≤ = 185	3	
≥ = 190	≤ = 240	4	≥=185	≤ = 235	4	
≥ = 240	≤ = 290	5	≥=235	≤ = 285	5	
		-				





SONΑΠΠΕΝΔΙΞ ΔDNICSΑΠΠΛΙΧΑΤΙΟΝ ΝΟΤΕPROGRAMMINGFLASH MEMORY OF THE ST10F166

ΙΝΤΡΟΔΥΧΤΙΟΝ

The ST10F166 high end microcontroller with on-chip Flash Memory fulfills the requirements of applications requiring an updatto a part or all the program code. The block erasapabilit is also of use during the application developments tage or for program updating. For data acquisition, the ST10F166 allows the programming of 16 or 32 bits data dependently.

Operations on the Flash memory are under software control. Erasure or programming is a simple procedure, however precautions must be taken to prevent damage to the ST10F166.

This application note describes the basic characteristics of the Flash memory cell, and the different algorithms used for erasure and programming.

ΦΥΝΔΑΜΕΝΤΑΛΣ ΟΦ ΦΛΑΣΗ ΜΕΜΟΡΨ

The Flash memoryincluded in the ST10F166 combines the EPROM programming mechanism with electrical erasability (like EEPROM) to create a highelyiableand cost effective memory. A Flash memory cell consists of a single transistor with a floating gate for charge storage like EPROM, the main differingce that Flash memory uses a thinner gate oxide.



Φιγυρε 1. ΣΓΣ-ΤΗΟΜΣΟΝ Φλαση Χελλ ςΣ Επρομ Χελλ

This is advance information from SGS-THOMSON. Details are subject to change without notice.

The programming mechanism of a cell is based on hot electron injection. This means that the cell control gate and drain are set to a high voltage and the cell sourcerbunded. The high voltage on the drain generates "hot" electrons through the channel, and the high voltage on the control gate traps the free electrons into the floating gate.



Φιγυρε 2. Φλαση Μεμορψ Χελλ Προγραμμινγ Μεχηανισμ

The cell erase mechanism is based on *W*iler-Nodheim" tunneling. This means that the cell control gate is grounded, the cell drain is disconnected and the high volt **aggepise** dto the cell source. The high electric field between the floating gate and the source removes electrons from the floating gate.

Φιγυρε 3. Φλαση Μεμορψ Χελλ Ερασε Μεχηανισμ



Unlike standard EEPROM memory, where dividual bytes can be erased, the Flash memory of the ST10F166 performs erase on blocks where the high volta graphs lied to all cells simultaneously.



A difficulty with Flash memory concerns the requirement to set all the cells of a block to a minimum threshold level suitable for programming and erase operations. Applying a new erasing pulse to a block with a different storage level on each cell (a different threshold level), can bedaergerous for the functionalist of the Flash memory.



Φιγυρε 4. Φλαση Ερασυρε

A fast erasing cell may have a threshold voltage too low or negative, in this case the transistor is always on and is read at "one". This has the effect of leakage on other cells placed on the same array column. Thus all cells of the column will be read at "one" instead of "zero".

To avoid this, the user mustqualize the amount of charge on each cell by programming to "0" all cells of the bank before every erasure.

For increased eliability the SGS-THOMSON Flash memory echnology combined with the use of the Erase-verify PRESTO F algorithm, provides a tight erase threshold voltage distribution, generating sufficient margin to the faster erasing cell and the minimum threshold level required to read a "one" data value.

EPASE & ΠΡΟΓΡΑΜΜΙΝΓ ΧΟΝΤΡΟΛ

To simplify control of the Flash operation modes, the ST10F166 Flash memory includes a Flash Control Register (FCR) used for all programming or erase operations. Mapped virtually into the Flash address space, FCR is not accessible during normal memory access modes and must be unlocked by a special instruction sequence.

To avoid unpredictable programming or erase operation on the Flash memory, the ST10F166 provides several levels of security:

 Φ upot $\lambda \epsilon \omega \epsilon$ the user must perform a special sequence to enable the FCR and to enter into the writing mode.

Σεχονδ λ εωε λ : to operate on the Flash memory, two steps are necessary. First the user must set up the FCR in the desired configuration, second the operation begins ONLY with the appropriate command.

 $T\eta\iota\rho\delta\lambda\epsilon\omega\epsilon\lambda$ during the writing mode, two bits of FCR (VPPRIV & FCVPP) indicate to the user the status of VPP (the high voltage) before and during an operation. It is advisable for the user to test them in the erase or programming routine.



ΠΡΟΓΡΑΜΜΙΝΓ ΦΛΑΣΗ ΜΕΜΟΡΨ

ΤΗΕ ΠΡΕΣΤΟ Φ ΠΡΟΓΡΑΜ ΩΡΙΤΕ ΑΛΓΟΡΙΤΗΜ

The followingsection explains the Presto F Program Write Algorithm shown in figure 5 for a better understanding of the user. For higbliability it is necessary to follow this algorithm to program the Flash memory.

It is considered that the EBC1/VPP pin has been switched to the VPP supply after reset, and the write mode has been unlocked.

- ΡΕΑΔ ςΠΠΡΙς

After setting the program mode, a delay of **\$0** must be inserted to allow the device to set its internal high voltage signals. Then, before starting the proper programming operation, the VPP level must be checked. VPPRIV is at the "one" level if VPP is correct. If it is not the programming algorithm must be held until VPP reaches its correct value or until the VPP supply is set correctly.

mov	fcrrd,	FCR	;	read	FC	R
jnb	vppriv,	vpp _fail	;	test	if	VPP is high

-N=0

Initialization N variable to zero. The Presto F Program Write algorithm consist of applying severals 100 pulses **b** each word until a coect verify occurs. The maximum number of programming pulse is fixed to 25, if this limit is reached the word will never be programmed.

In case of several words to program, an Address variable cainitialized.

mov	lp cnt,	#ALL0	; reset	algo. I	oop count er
-----	---------	-------	---------	---------	--------------

 $- \Omega$ ριτε Προγραμμινγ σετυπ χομμανδ ιντο ΦXP

First step for programming: set FCR with the desired value.

Set FWE bit to enable programming mode.

Clear CKCTL0 & CKCTL1 bits to define a 108 programming time.

Choose the configuration:

Set WDWW bit for double word programming.

Clear WDWW bit for word programming.

Set FWMSET bit for write mode.

Take care at this point as this step prepares the device for programming but does not activate the process.

mov	fcrval,	#ALL0	;	reset FCR data value
bset	fwe		;	FWE=1def ine programming op erati on
bclr	ckctl0		;	СКСТЮ=0)
bclr	ckctl1		;	CKCTLI=0) de fine a 100 μ s pulse
bset	wdww		;	WDWWscle fine 32-bitc onfig urati on
bset	fw mset		;	FWMSE=1 enable pr ogram mode
mov	FCR,	fcrva I	;	load FCR with the desi red value

- Write valid data address

The followingcommand starts automatically the programming process.

For word programming:

For double	mov e word pro	[addrev],dat ogramming:	al	;	programming command
	mov	[addrev],dat	al	;	programming commandeven word
	mov	[addrev],dat	ah	;	programming comman dodd word





Φιγυρε 5. ΠΡΕΣΤΟ Φ Προγραμ Ωριτε Αλγοριτημ

$-\,\Omega AIT\,\Pi T$

The programming time (PT)ependson the bits CKCTL0 & CKCTL1 of FCR (see setting of FCR). The end of programming can be detected by polling on the FBUSY bit of FCR.

FBUSY set to "1" indicates programming is in progress.

FBUSY cleared indicates programming has ended.

w	aitp r:	mov	fc	rrd,	FCR	; read FCR	
	jb	bu		sy,	w aitpr	; jump if programming is not	ended

 $-\Phi X \zeta \Pi \Pi = 0 \forall ?$

To have a well programmed word, it is important to check if VPP was at the correct value during programming. This is indicated by the status of the FCVPP bit of FCR.

If FCVPP = "0" there was no problem, continue with the algorithm.

If FCVPP = "1" VPP was notenoughhigh during programming, jump to the user defined VPP-fail routine. An example of this routine could be a reset of FCR, then a new test of the VPPRIV bit and, if all is correct, redo a programming operation, otherwise exit the programming routine.

jb fc vpp, vp p_fai I ; jump if FCVPPis set

- ΠΡΟΓΡΑΜ ΕΡΙΦΨ ΡΕΑΔ

To check if the word is correctly programmed, a comparison must be performed with the data expected. A Program Verify Read will check the cell margin of the word.

Perform twice the same reading instruction separated by a times f 4

This sequence must be made to get a correct reading of the word. This time corresponds to an internal switching of signals.

– ΧΟΜΠΑΡΕ ΩΙΤΗ ΔΑΤΑ ΕΞΠΕΧΤΕΔ

This step can be merged with the Program Verify Read step as the comparison instruction is a read instruction. If the data programmed at the address given is different from the data expected, an extra programming operation must be performed (the next step).

cmp	datal,	[a ddrev]	; first ins truct ion for PVM(even)
call a	cc _UC,	wa it4	;4 μs
cmp	datal,	[a ddrev]	; second in struc tion for PVM
jmpr	cc_NZ,	prog	; jump if the word is not c orrec tly
			; progr ammedre start pro gramming
cmp	datah,	[a ddrod]	; first ins truct ion for PVM (odd)
call a	cc _UC,	wa it4	;4 μs
cmp	datah,	[a ddrod]	; second in struc tion for PVM
jmpr	cc_NZ,	prog	; jump if the word is not c orrec tly
			; progr ammedre start pro gramming



-N = 25 ?

For each new programming operation the N variable must be incremented; at this point, it must be tested to verify whether the 25 limit has been reached or not. If yes, the word will never be programmed and the algorithm should be exited from. In this case a possible solution is to change the address of the word to program.

add	lp cnt,	#01h	;	incre ment the algo.loopc ounter
cmp	lp cnt,	#MAXLOOP1	;	compare to the limit
jmpr	cc_Z,	p rg_fa il	;	jump if limit has been rea ched

$-\Lambda A \Sigma T A \Delta \Delta P E \Sigma \Sigma$

In case of consecutives words to program, check the address variable to know if the last address has been reached. If not, increment the address variable and start another programming operation from the beginning of the algorithm.

$-\Omega PITE \Phi \Omega E = 0 \forall$

All the words are programmed, exit the presto F program Write algorithm. All programming or program verify read operation are stopped by a reset of FCR register (especially FWE bit cleared). **Algoration** the Flash memory can be performed only after this step.

mov	FCR,	#ALL0	;	reset	FCR and exit pro	gram mode
mov	FCR, fc	rval				



ΤΗΕ ΠΡΕΣΤΟΦ ΕΡΑΣΕ ΑΛΓΟΡΙΤΗΜ

The followingsection explains the Presto F Erase Algorithm shown in figure 6 but all parts already described in the previous section will not plained again. Note that an entire block will be erased instead of one or two words as programming.

$-A\Lambda\Lambda\Omega OP\Delta\Sigma AT 0000\eta$

Prior to erasure, program all block addresses to 0000h. This **etqualizes** the charge on each memory cell of the block. Erasure removes charge from all memory cells regardless of their previous state, and not performing this programming will drive cells previously at a "one" to be stuck at "onela (aed inthe Fundamentals of Flash memory section).

The Presto F Program Write Algorithm is used for this block programming. (refer to the previous section).

– ςΑΡΙΑΒΛΕ ΙΝΙΤΙΑΛΙΖΑΤΙΟΝ

Initialize two vaables:

N = 0 for the pulse count, and the address variable to the first address of the block. N can be incremented from 0 to 3000.

Note: with each pulse, all the block will be erased.

- $\Omega PITE EPA\Sigma E \Sigma ETY \Pi XOMMAN \Delta INTO \Phi XP$

As for programming, this step only prepares the device for erasure.

Set FWE, FEE bits to enable erasure.

Clear CKCTL0 & set CKCTL1 bits to define a 10 ms erasing time.

Choose the block configuration for erasure (BE0,BE1).

Clear WDWW bit.

Set FWMSET bit for program mode.

$-\Omega PITE EPA\Sigma E XOMMAN\Delta$

Perform the specific instruction to start automatically the erase process.

mov [f l_sca n],fl _scan ; erase command, era sure star t

$-\Omega AIT ET$

The erasing time (ET) depends on the bits CKCTL0 & CKCTL1 of FCR (see setting of FCR). The end of programming can be detected **pollingon** the FBUSY bit of FCR.

FBUSY set to "1" indicates erase is in progress.

FBUSY cleared indicates erase has ended.

$-\Phi X \varsigma \Pi \Pi = 0 \forall ?$

Test VPP to detect any discontinuity in VPP during erasure (see previous section).







• ΕΡΑΣΕ ςΕΡΙΦΨ ΡΕΑΔ

This mode, equivalento the Program Verify Readguarantees improved cell margin of a word. Read the data at the address given by the address variable twice with the same instruction separated by a time of 4 s.

• XOMPAPE $\Delta ATA = \Phi \Phi \Phi \Phi \eta$

Compare the data read to FFFFh. If it equals FFFFh, this address has been erased; continue verification until the last address of the block has been verified. If not, increment N variable. Apply a new erasing pulse to the block, and continue until the data is correctly checked or the maximum erase pulse count (3000) has been reached.

read _ff:	cmp	all1, [fl_sc an]	; first ins truct ion for EVM
	call a	cc_UC, wait4	; 4 μ s
	cmp	all1, [fl_sc an]	; second in struc tion for EVM
	jmpr	cc_NZ, erase	; jump if the word is note rased

• ΛΑΣΤ ΑΔΔΡΕΣΣ

Check the address variable to see if the last address of the block has been reached. If not, increment the address variable and start another

Erase Verify Read.

add	fl _scan ,#02h	;	incre ment the bank poi nter	
cmp	fl _scan,#FL_ SIZE	;	compare to the last bank a	ddres s
jmpr	cc_NZ, re ad_ff	;	jump to verif y the next ad	dress

• $\Omega PITE \Phi \Omega E = 0 \forall$

All the block is erased, exit the Presto F Erase algorithmpstngall erasure or erase verify read operations with a reset of FCR register (especially FWE, FEE bits cleared)

Normal reading of Flash memory can be performed only after this step.

PYAES FOP YSING THE FAASH MEMOPY

- Follow the Presto F Algorithm and verify its correct implementation. This will ensure that all the block has been programmed before erasure to minimize internal stresses on the memory cells, and to perform writing operation in a fast anteliableway.

- Verify VPP status before and after every writing operation.

ΒΑΣΙΧ ΡΟΥΤΙΝΕΣ ΦΟΡ ΕΡΑΣΥΡΕ ΑΝΔ ΠΡΟΓΡΑΜΜΙΝΓ

This section describes basic routines which can be helpful for the user. Erasure, 32-bit programming and 16-bit programming routines are written as subroutines to allow easy inclusion in a user program.

The followingroutines are written in a way to clarify the operations as well as possible.

The initial conditions are described at the head of the routineeded.



; VAF	RIABLE DEFINI	TIONSFOR TH	E FLASH M EMOR ROUTINES
AI I 0	equ	0000 Oh	∵con stant 0
ALL1	equ	0FFFFh	con stant FFFF
BIK START	equ	03000h	first a ddres s of bank 1
FL SIZ E	equ	03000h	; size of bank 1
FCR	ean	07FFEh	: dummy a ddres s ch osen for FCR
ADDREV	eau	0000 Ch	add ress even (le ast signi fican t bit)
ADDROD	equ	0000 Eh	; add ress odd (most si gnifi cant bit)
DATAH	equ	09753h	; data to pro gram to odd addre ss
DATAL	equ	08642h	; data to pro gram to even address
MAXLO (971	equ	0001 Ah	; limit of the pr ogramming loop
MAXLO (9)2	equ	00BB9h	; limit of the er ase loop
UNLOCK	equ	01000h	; data to unl ock the writing mode
WAIT4	equ	0000 Bh	;loop4 μs
WAIT10	equ	0001 Fh	; loop 10 μs
addrev	LIT	'R0'	; even ad dress poi nter
fcrval	LIT	'R1'	; reg ister for FCR wri ting
addrod	LIT	'R2'	; odd add ress poin ter
datal	LIT	'R3'	; reg ister with fi rst data
datah	LIT	'R4'	; reg ister with se cond data
l pcnt	LIT	'R5'	; alg orith m loop c ounter
all1	LIT	'R6'	; reg ister used in EVM
unlock	LIT	'R7'	; reg ister used to unlock
val10u	LIT	'R8'	; cou nter 10µs
val4u	LIT	'R9'	; cou nter 4µs
wait_c nt	LIT	'R10 '	; reg ister to cont rol wait loop
f l_sca n	LIT	'R13 '	; bank ad dress pointer
f crrd	LIT	'R15 '	; reg ister for FCR rea ding
fwe	LIT	'R1. 0'	; FCR FWE bit
fee	LIT	'R1. 1'	; FCR FEE bit
ckctl0	LIT	'R1.5'	; FCR CKC TL0 bit
ckctl1	LIT	'R1. 6'	; FCR CKC TL1 bit
wdww	LIT	'R1. 7'	; FCR WDWW bit
be0	LIT	'R1. 8'	; FCR BE0 bit
be1	LIT	'R1. 9'	; FCR BE1 bit
busy	LIT	'R15 .2'	; FCR BUSY bit
f cvpp	LIT	'R15 .3'	; FCR FCVPP bit
vppriv	LIT	'R15 .4'	; FCR VPP RIV bit

ΠΡΟΓΡΑΜΜΙΝΓ ΦΛΑΣΗ ΜΕΜΟΡΨ

```
; ERASEROUTINE: era sure of bank 1, t his routi ne a ssumes that the bank
                  was previousl y pr ogrammed to 0 000h before e rasur e
:
***** *****
                 INITI AL CONDITIONS: *** ***** *****
            ***
                                                        *****
                                                              *****
                                                                    *****
                                                                          *****
                                                                                ***
;
          ALL WORSDIN BANK 1 HAVETO BE PROGRAMMEDAT "ZERO"
;
          WITH THE PRE STO F PROGRAMWRITE A LGORITHM
. *****
                                                      *****
       *****
             *****
                         *****
                               *****
                                    *****
                                          *****
                                                            *****
                                                                  *****
                                                                        *****
                                                                              *****
f eras e:
; REG ISTERS IN ITIAL IZATI ON
;
         mov
                    lpcnt,
                             #ALL0
                                                     ; reset a
                                                                Igo. loop counter
                    fcrval, #ALL0
                                                     ; reset FCR d
                                                                    ata value
         mov
                    unlock,
                             #UNLOCK
                                                      ; load un lock data
         mov
                    val10u,
                             #WAIT10
         mov
                                                     ; load 10 µs I oop data
                    val4u,
                             #WAIT4
                                                               μs loop data
         mov
                                                     ; load 4
                    wait_cn t,#AL L0
                                                               ait loop counter
         mov
                                                     ; reset w
                    all1,
                             #ALL1
                                                     ; set R2 to
                                                                   FFFF
         mov
         mov
                    fl _scan, #BLK_START
                                                      ; load fi
                                                                rst bank address
;
; UNL OCK SEQUINCE FOR ENTERING IN THE WR ITE MODE
;
         mov
                    FCR,
                             unlo ck
                                                     ; first i
                                                                nstru ction
                    [unlock],unl ock
         mov
                                                     ; sec ond instr uctio n of unlock
                                                      ; seq uence to enter in the write
                                                     ; mode
          calla
                     cc_UC, wait 10
                                                     ; time out 10
                                                                     μs to set in
                                                                                  terna I
                                                      ; sig nals
; FCR SET UP FOR ERASURE
;
         bset
                   fwe
                                                    ; FWE=1) these two i
                                                                              nstru ction s
         bset
                   fee
                                                    ; FEE=1 ) def
                                                                     ine the erasu re
                                                     ; CKC TL0=0)
         bclr
                   ck ctl0
         bset
                   ck ctl1
                                                     ; CKC TL1=1) defin e a 10mspulse
                                                     ; WDWW=0
         bclr
                   wdww
                   be0
         bset
                                                     ; BE0=1)
         bclr
                   be1
                                                    ; BE1=0) sel
                                                                     ect bank 1
                                                     ; FWM SET=1 con firm writ e mode
         bset
                   fw mset
         mov
                    FCR,
                             fcrv al
                                                     ; load FCR set up
```



```
;
; TEST VPP
;
                              FCR
                                                       ; read FCR
                    fcrrd,
         mov
                                                      ; test if VPP is
         jnb
                   vp priv, vpp _fail
                                                                          high
;
; FLASHE RASURE
erase:
                                                                            go. loop counter
         add
                    lp cnt,
                              #01h
                                                      ; inc rement the al
         cmp
                    lpcnt,
                              #MAXLOOP2
                                                      ; com pare to the limit
                              eras _fail
         jmpr
                    cc_Z,
                                                      ; jump if limit has b
                                                                               een reach ed
         mov
                    [f l_sca n],fl _scan
                                                      ; erase c ommand, e rasur e start
                              FCR
                   fc rrd,
waiter : mov
                                                       ; read FCR
         jb
                   busy,
                             waiter
                                                   ; jump if era
                                                                      sure is not ended
;
; TEST VPP
;
                                                      ; jump if FCVPP is set, to know if
         jb
                              vpp_fail
                   fc vpp,
                                                               occured because VPP did not
                                                      ;a fail
                                                      ; have the co
                                                                      rrect value d uring
                                                      ; era sure
;
; ERASEV ERIFY MODE
r ead_f f:cmp
                   all1,
                              [fl_ scan]
                                                      ; first i
                                                                 nstru ction for EVM
         calla
                    cc_UC,
                              wait 4
                                                      ; time out 4
                                                                    μs
                    all1,
                              [fl_ scan]
                                                      ; sec ond instr uctio n for EVM
         cmp
         jmpr
                    cc _NZ,
                              eras e
                                                      ; jump if the word is not erased
         add
                    fl _scan,#02h
                                                      ; inc rement the bank p
                                                                                ointe r
                                                      ; com pare to the last bank add ress
                    fl _scan,#FL_ SIZE
         cmp
                    cc _NZ, read _ff
         jmpr
                                                     ; jump to ver
                                                                      ify the next address
;
; EXIT OF WRITE MODE
;
         mov
                    fcrval,
                              #ALL0
         mov
                     FCR;
                              fcrv al
                                                      ; reset FCR and e
                                                                          xit write mode
         ret
                                                     ; ret urn to main program
```



; 32-BI T PROGRAMING ROUTNE: progr amming of add ress 0000 Ch with 0 8642h dress 000 0Eh with 09753h and ad ; . bit32p rg: ; REGISTER INI TIALI ZATION ; lpcnt, #ALL0 Igo. loop counter mov ; reset a fcrval, ata value #ALL0 mov ; reset FCR d mov unlock, #UNLOCK ; load un lock data val10u, #WAIT10 ; load 10 μs I oop data mov mov val4u, #WAIT4 ; load 4 μs loop data mov wait_cn t,#AL L0 ; reset w ait loop counter FFFF all1, #ALL1 ; set R2 to mov datal, **#DATAL** ; load data for e ven addre ss mov datah, #DATAH ; load data for odd a ddres s mov mov addrev, #ADDREV ; load even a ddres s addrod, #ADDROD mov ; load odd ad dress ; UNL OCK SEQUINCE FOR ENTERING IN THEWR ITE MODE ; FCR, mov unlo ck ; first i nstru ction [unlock],unl ock ; sec ond instr uctio n of unlock mov ; seq uence to enter in the write ; mode calla cc UC, wait 10 ; time out 10 μs to set in terna I ; sig nals ; ; FCR SET UP FOR PROGRAMMING ; bset fwe ; FWE=1 d efine pro gramming operation ; CKC TL0=0) bclr ck ctl0 ; CKC TL1=0) defin e a 100 $\,\mu\text{s}$ pulse bclr ck ctl1 bset wdww ; WDWW=1 defin e 32 -bit configura tion bset fw mset ; FWM SET=1 ena ble write mode mov FCR, fcrv al ; load FCR set up 1 ; TEST VPP ; fcrrd, FCR ; read FCR mov ; test if VPP is jnb vp priv, vpp _fail high ;

```
; FLASHP ROGRMMING
;
prog:
                              #01h
         add
                    lp cnt,
                                                      ; inc rement the al
                                                                            go. loop counter
                              #MAXLOOP1
         cmp
                    lpcnt,
                                                      ; com pare to the limit
                              prg_ fail
         jmpr
                    cc_Z,
                                                      ; jump if limit has b
                                                                               een reach ed
                                                     ; pro gramming command, even word
                    [addrev],dat al
         mov
                    [addrev],dat ah
         mov
                                                      ; pro gramming command, odd word
                   fc rrd,
                              FCR
                                                       ; read FCR
waitpr : mov
                                                      ; jump if pro
                                                                      gramming is note nded
         jb
                    busy,
                              wait pr
;
; TEST VPP
;
                                                      ; jump if FCVPP is set, to know if
         jb
                   fc vpp,
                              vpp_fail
                                                               occured because VPP did not
                                                      ;a fail
                                                                      rrect value d uring
                                                      ; have the co
                                                      ; pro gramming
;
; PRO GRAMVERIFY MODE
;
         cmp
                    datal,
                              [add rev]
                                                      ; first i
                                                                 nstru ction for PVM (even)
         calla
                    cc_UC,
                              wait 4
                                                      ; time out 4
                                                                    μs
         cmp
                     datal,
                              [add rev]
                                                      ; sec ond instr uctio n for PVM
                    cc _NZ,
                                                      ; jump if the word is not cor
         jmpr
                              prog
                                                                                        rectl y
                                                      ; pro grammed, resta rt p rogra mming
         cmp
                    datah,
                              [add rod]
                                                      ; first i
                                                                 nstru ction for PVM (odd)
         calla
                    cc_UC,
                              wait 4
                                                      ; time out 4
                                                                    μs
         cmp
                    datah,
                              [add rod]
                                                      ; sec ond instr uctio n for PVM
                    cc _NZ,
                                                      ; jump if the word is not cor
         jmpr
                              prog
                                                                                        rectl y
                                                      ; pro grammed, resta rt p rogra mming
;
; EXIT OF WRITE MODE
;
                    fcrval,
                              #ALL0
         mov
                                                     ; reset FCR and e
                     FCR,
                              fcrv al
                                                                          xit write mode
         mov
         ret
                                                            urn to main program
                                                     ; ret
```

ΠΡΟΓΡΑΜΜΙΝΓ ΦΛΑΣΗ ΜΕΜΟΡΨ

```
; 16-BI T PR OGRAMING ROUTNE: pr ogramming of addre ss 0 000Ch with 08 642h
; .
bit16p rg:
;
; REGISTERS IN ITIAL IZATI ON
;
                             #ALL0
                    lpcnt,
                                                               Igo. loop counter
         mov
                                                    ; reset a
         mov
                    fcrval,
                            #ALL0
                                                    ; reset FCR d
                                                                   ata value
         mov
                    unlock, #UNLOCK
                                                     ; load un lock data
                    val10u, #WAIT10
         mov
                                                     ; load 10
                                                              μs l oop data
         mov
                    val4u,
                             #WAIT4
                                                     ; load 4
                                                              μs loop data
                    wait_cn t,#AL L0
                                                               ait loop counter
         mov
                                                     ; reset w
                    all1,
                             #ALL1
                                                                  FFFF
         mov
                                                     ; set R2 to
         mov
                    datal,
                             #DATAL
                                                     ; load data
                    addrev, #ADDREV
         mov
                                                     ; load ad dress
;
; UNL OCK SEQUINCE FOR ENTERING IN THEWR ITE MODE
;
         mov
                    FCR,
                             unlo ck
                                                    ; first i
                                                               nstru ction
                    [unlock],unl ock
         mov
                                                    ; sec ond instr uctio n of unlock
                                                     ; seq uence to enter into the w
                                                                                       rite
                                                     ; mode
                    cc_UC, wait 10
         calla
                                                    ; time out 10
                                                                   μs to set in
                                                                                 terna I
                                                     ; sig nals
;
; FCR SET UP FOR PROGRAMMING
;
                                                    ; FWE=1 d efine pro gramming operation
         bset
                   fwe
         bclr
                  ck ctl0
                                                    ; CKC TL0=0)
                                                    ; CKC TL1=0) define a 100 \mus pulse
         bclr
                  ck ctl1
                                                    ; WDWW=0 defin e 16 -bit configura tion
         bclr
                  wdww
                   fw mset
                                                    ; FWM SET=1 ena ble progr am mode
         bset
                    FCR,
                             fcrv al
                                                    ; load FCR set up
         mov
;
; TEST VPP
;
                             FCR
                    fcrrd,
                                                     ; read FCR
         mov
         jnb
                   vp priv, vpp _fail
                                                     ; test if VPP is
                                                                        high
;
```



```
;
; FLASHP ROGRMMING
progw:
         add
                    lp cnt,
                             #01h
                                                     ; inc rement the al
                                                                          go. loop counter
         cmp
                             #MAXLOOP1
                    lpcnt,
                                                     ; com pare to the limit
         jmpr
                   cc_Z,
                            prg _fail
                                                     ; jump if limit has b
                                                                              een reach ed
         mov
                    [addrev], d atal
                                                     ; pro gramming command
                    fc rrd,
                             FCR
                                                      ; read FCR
waitpr w:mov
                                                     ; jump if pro
                                                                    gramming is note nded
         jb
                   busy,
                             wait prw
;
; TEST VPP
;
                                                     ; jump if FCVPP is set, to know if
                             vpp_fail
         jb
                   fc vpp,
                                                     ; a fail occured because VPP did not
                                                                    rrect value d uring
                                                     ; have the co
                                                     ; pro gramming
;
; PRO GRAMVERIFY MODE
;
         cmp
                    datal,
                             [add rev]
                                                     ; first i
                                                                nstru ction for PVM
         calla
                    cc_UC,
                             wait 4
                                                     ; time out 4
                                                                   μs
         cmp
                    datal,
                             [add rev]
                                                     ; sec ond instr uctio n for PVM
                   cc _NZ,
                                                      ; jump if the word is not cor
         jmpr
                             prog w
                                                                                       rectl y
                                                     ; pro grammed, resta rt p rogra mming
;
; EXIT OF WRITE MODE
;
                             #ALL0
         mov
                    fcrval,
                    FCR,
                             fcrv al
                                                     ; reset FCR and e
                                                                         xit write mode
         mov
                                                    ; ret
                                                         urn to main program
         ret
 SUBPOUTINESUSED IN WRITIN G OPERATION
         add
                    wait_cn t,#01 h
                                                     ; inc rement co unter
wait4:
         cmp
                    wait_cn t,val 4u
                                                     ; com pare with final v
                                                                               alue
                   cc _NZ, wait 4
         jmpr
                                                     ; jump if not equal
                    wait_cn t,#AL L0
         mov
                                                     ; reset c
                                                               ounte r
         ret
```



ΠΡΟΓΡΑΜΜΙΝΓ ΦΛΑΣΗ ΜΕΜΟΡΨ

```
wait10 : add
                wait_cn t,#01 h
                                               ; inc rement co unter
                 wait_cn t,val 10u
                                              ; com pare with final v alue
        cmp
                 cc NZ, wait 10
                                              ; jump if not equal
        jmpr
                  wait_cn t,#AL L0
                                               ; reset c ounte r
        mov
        ret
vpp_fa il:
        ; VPP FAIL RO UTINE DEFINED BY THE USER
prg_fa il:
        ; PRO GRAMFAIL ROUTINE DEFINED BY THE USER
eras_f ail:
        ; ERASE F AIL ROUTINE DEFINED BY THE USER
```



THE SOFTWARE INCLUDED IN THIS NOTE IS FOR GUIDANCE ONLY. SGS-THOMSON SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM USE OF THE SOFTWARE.



SGS-THOMSON MICROELECTRONICS

ΑΠΠΕΝΔΙΞ Ε

Εξαμπλε Βοοτ-Στραπ Λοαδερ φορ τηε $\Sigma T10\Phi 166$ ιν Σινγλε-Χηιπ Μοδε

ΙΝΤΡΟΔΥΧΤΙΟΝ

With its on-chip Flash memory, the ST10P166 is ST10P166 seriel port P0, into the internal RAM and τηε ιδεαλ δεσιχε φορ προτοτψπινγ, πρεπροδυχτιον, αφτερ ρεχεισινγ α δεφινεδ νυμβερ οφ βψτεσ φυμπσ το μεδιυμ σολυμε προδυχτιον ορ ρεπρογραμμαβλε αππλιχατιονσ. Τηισ νοτε γισεσ αν εξαμπλε οφ τηε ιμ- γραμ. Οτηερ προγραμ φυνχτιοναλιτψ ισ ποσσιβλε. γραμ ορ χοδε ιντο τηε Φλαση μεμορψ φορ α μοστ αππλιχατίονσ. Σ T10Φ166 χονφιγυρεδ ιν σινγλε χηιπ μοδε (νο εξτερναλ μεμορψ).

Ωηεν τηε ΣΤ10Φ166 ισ χονφιγυρεδ ιν σινγλε χηιπ μοδε, τηε ΣΤ10Φ166 προγραμ ωιλλ σταρτ ατ αδδρεσσ 0000η οφ τηε μεμορψ σπαχε (ωιτηιν τηε ΦΛΑΣΗ μεμορψ). Τηερεφορε ιν τηε χασε οφ α τοταλλψερασεδμοδε. Τηισ ισ δονε ωιτη α πυλλ υπ ρεσιστορ χον-Φλαση μεμορψ, ορ ωηενυπγραδινγτηε χοδε ινσιδε της Φλασημεμορψ, ανοτηέρ μεανό το σταρτ ανδ προ- $(\overline{P\Sigma TIN})$ ισ αππλιέδτο της δέσιχε. Τη σ ισ ποσσιβλε γραμ τηε δέσιχε μυστ βε υσεδ το πασσ ρουνδ τηε Φλαση μεμορψ.

Ον-Χηιπ Βοοτ-Στραπ Λοαδερ

A POM area of 256 bytes exists on the $\Sigma T10\Phi 166$ ιν αδδιτιον το τηε Φλαση μεμορψ ωηιχη χαν βε προγραμμεδ ασ τηε Φλαση μεμορψ βυτ νοτ ερασεδ. Τηισ ΡΟΜ αρεα ισ αγγεσσεδιν α σπεγιαλ μοδε τηατ ωιλλ βε δεταιλεδ ιν τηφολλοωινσεχτιονσ.

Τηε Βοοτ-ΣτραπΛοαδερ δεφινεδ βψ τηε υσερ, μαψ βε προγραμμεδ ιντο τηισ ΡΟΜ αρεα αλλοωιντηε ΦΛΑΣΗμεμορψ το βε λοαδεδ φρομ αν εξτερναλ σψστεμ. Τηις ρεπρεσεντς τηε ονλψ ωαψ το αχχεσς τηε ιντερναλ ΡΑΜ ιν ορδερ το προγραμ τηε ΦΛΑΣΗ Σινχε τηε ΦΛΑΣΗ μεμορψ ισ στιλλ υνπρογραμμεδ, μεμορψ (ωηιχη χαν νοτ βε προγραμμεδ φρομ α προγραμ ωιτηιν τηε ΦΛΑΣΗ μεμορψ ιτσελφ). Τηισ Ιτ ισ ρεχομμενδεδ το εντερ τηε βοοτ-στραπ μοδε ρουτινε ισ λοαδεδ ον τηε δεσιχε ωιτη τηε Προγραμ– ωιτη EBX1, EBX0 γρουνδεδ, \overrightarrow{BY} ΣΑΧΤ τιεδ το 1∀ μινγ Βοαρδ προσιδεδ βψ ΣΓΣ-ΤΗΟΜΣΟΝ Μιχροιντερναλ ορ εξτερναλ μεμορψ.

Τηε φολλοωινεξαμπλε δεσχριβεσ τηε λοαδερ οφ α σηορτ προγραμ ανδ τηε τεχηνιθυε το αχχεσσ ιτ. Τηε

α δεφινεδ ΡΑΜ αδδρεσσ εξεχυτινχ τηε λοαδεδ προπλεμεντατιον οφ αν ον-χηιπ λοαδερ φορ εντερινγ προ-Ηοωεωερ, τηε εξαμπλε προποσεδ ωιλλ βε συιταβλε φορ

Αχχέσσ το της Βοοτ-Στραπ Λοαδερ

Ιν ορδερ το εξεχυτε της Βοοτ-Στραπ λοαδερ, της ΣΤΙΟΦ166 ηασ το βε φορχεδ ιντο τηε βοοτ-στραπ νεχτεδ το τηε ΑΛΕ πιν ωηιλε α ηαρδωαρε ρεσετ Sue to the fact that δ uring reset, AVE tin is used as αν ινπυτ ανδ ισιντερναλλησλλεδ δοων τηρουγη α ωεακ πυλλδοων. Τηεν ωιτη τηε δεαχτισατιον οφ τηε ρεσετ, τηισ χονδιτιον ισ ιντερναλλψ λατχηεδ ανδ ιμμεδιατελψ τηε Σ T10Φ166 σταρτσ τηε εξεχυτιον οφ τηε ιντερναλ ρουτινε ωαιτινή φορ της Βοοτ Στραπ τριγγερ χονδιτιον το ιν $\overline{\omega}$ οκε τηε Βοοτ-Στραπ ρουτινε.

Ιν τηισ εξαμπλε τηισ χονδιτιον ισ ΜΠΙ ιντερρυπτ απplied to the ST10P166 before the internal routine ωιλλ ενδεδ. Ιφ της χονδιτιον ισ νοτ φλιλαδηεν α σοφτware reset instruction (SRST) is executed and as τηε σινγλε χηιπμοδε ισ σελεχτεδ τηρουγη τηε EBX1, EBX0 and $\overline{BY\Sigma AXT}\pi$ ing, the $\Sigma T10\Phi 166\pi \rho O \gamma \rho \alpha \mu$ ωιλλ σταρτ ατ αδδρεσσ 0000η οφ τηε Φλαση μεμορψ. υνεξπεχτεδ προγραμ εξεχυτιον ωιλλ οχχυρ.

and ALE pulled high due to the fact that the state of ελεχτρονιχσ ανδ ισ νοτ αχχεσσιβλε φρομ ανψ οτηερΑΛΕπινισ νοτ σαμπλεδβψα σοφτωαρε ρεσετ. Α ηαρδware reset (ov $\overline{P\Sigma TIN}$) will then start the device in τηις σπεχιαλ μοδε, ωηιχη ωιλλ ενδ ωιτη α σοφτωαρε ρεσετ το αδδρεσφ000η οφ τηε Φλαση μεμορψ.

λοαδερ ρεχεισεσ δατα φρομ α ηοστ σψστεμ, σια τηεΤηε ωινδοω φορ τηε αχτισατιον ΝΦΠ ιντερρυπτ ισ απ<u>προξιμ</u>ατελψ 1μσ το 10 μσ αφτερ τηε δεαχτισατιον $0\phi \overline{P\Sigma TIN}.$

Φιγυρε E-1. ΣT10Φ166 Μοδε Φλοω



Οπερατιον οφ τηε εξαμπλε Βοοτ-Στραπ Λοαδερ

Ωηεν τηε Βοοτ-Στραπλοαδερ ισ ινωοκεδ ωιτη τηε ΝΜΙ ιντερρυπτ, φιρστ τηε ΣΤ10Φ166 ισιαλιάζεδ (ΩΔΤ δισαβλεδ.ΣΨΣΧΟΝ σετ. ΧΠ.ΣΠ). Then the δεῶιχε ωαιτσ φορ της ρεχεπτιον οφ 00 βψτε ατ πιν 2. $P\xi \Delta 0$. Τηισ βψτε (8 βιτ δατα, νο παριτψ, ονε στοπ βιτ and a standard baud rate: 9600 Baud or less) is 3. σεντ βψ τηε χοννεχτεό ηοστ. Τηε τιμε λενγτη οφ τηεσε 90 βιτσ ισ μεασυρεδ ανδ υσεδ το χαλχυλατε πορτ 0 ισ τη ενινιτιαλαδ, ανδ τη ε αχκνοωλεδγε βψτε 55η is transfer that the Ω per the Boot-Strap routive used to load addi- Ω rev the Boot-Strap routive used to load addi-

The routive executes then a loop, waiting for 960βψτεσ ωία πορτ ΠΟ. Τη έσε βψτεσ αρε στορεδχονσεχυ- ρεσουρχεσ οφ τηε ιντερναλ PAM, σπαχε μυστ βε ρε-0PA40n. After that the loop is exited, and a jum to ables. αδδρεσσ 0ΦΑ40η ισ περφορμεδ. Τηε δατα στορεδ ιν ΡΑΜ ισ τηεν εξεχυτεδ ασ προγραμ χοδε. Τηισ προγραμ, δετερμινεδ βψ της υσερ, μαψ αλλοω της φυλλ χυτινγ αν ΣΡΣΤ ινστρυχτιον. δοωνλοαδανδ προγραμμινγ οφ φυρτηερ χοδε ορ δατα ιντο τηε ΦΛΑΣΗ μεμορψ.

Ιν συμμαρψ, τηισ προγεδυρε ρεθυιρεστε φολλοωινγ αχτιονσ φρομ τηε ηοστ σψστεμ:

- 1. Send a zero byte (8 bit data, no parity, one stop βιτ, στανδαρδβαυδρατε)
- Wait for and verify the ageoledge bytessi
- Τρανσμιτ 960 βψτεσ

If less than 960 best are needed for the program χοδε, τηε ηοστ ηασ το τρανσμιτ δυμμψ δατα το φιλλ τηε πρεσχαλερ φορ τηε βαυδ ρατε γενερατόρ. Σεριαλη φρεε βψτεσ, σινχε τηε λοοπ ωιλλ νοτ τερμινατε υντιλ 960 bytes are regeived.

τιοναλ προγραμ ιν της ιντερναλ ΡΑΜ, χαρε μυστ βε τακέν ωιτη της πηψσιχαλ αδδρέσσες ανδ νέχεσσαρψ τι δελψιντο της ιντερναλ ΡΑΜ, σταρτινγ φρομ αδόρεσερσεδ φορ ρεγιστερ βανκσ, σταχκ άρεα ανδ σαρι-

Τηε Βοοτ Στραπ μοδε μυστ βε εξιτεδ φρομ βψ εξε-

ΩΑΡΝΙΝΓ: Ιφ τηε ΦΛΑΣΗ μεμορψ προτεχτιον ηασ βεεν εναβλεδ ωιτη τηε προγραμμινγ βοαρδ, ιτ ισ νεχεσσαρψ το φιρστ δισαβλε τηε προτεχπον υσινγ τηε ΡΠΡΟΤ βιτ οφ ΦΧΡ ιν τηε λοαδεδ προγραμ. Τη ισ ισ το allow the initial software routines in the PAM to proγραμ ανδερασε της $\Phi \Lambda A \Sigma H$ μεμορψ.







Figure E-3. Asseebler Example

TOS	equ	0FA40h	; Top of s tack, 64 byte s max
StartA ddres s	equ	0FA40h	; Start Add ress of RAM area
EndAddress	equ	0FDFFh	; End Addre ss of RAM area
RamRoutineS tart	equ near	0FA40h	; Start Add ress of RAM routi ne
REGBAS	equ	0FA00h	; Regis ter bank decl arati on
	ss kdef	0	; Stack res ervat ion
BTLCODE	section	code	
BTL_IN IT:			
	MOV	SYSCON,#SYSCNF	; initi alize system
			; con figur ation reg ister
			; SYS CNF Defin ed by the user
	DI SWDT		; disab le w atchd og t imer
	MOV	CP,#REGBAS	; set regis terba nk
	MOV	SP,# TOS	;set stack poi nter



Ε – Βοοτ-Στραπ Λοαδερ

Ασσεμβλερ Εξαμπλε (Χοντδ)

	IB	P3.1.1 Wai tStar_tBit	·wait for start hit at RXD0
	BSET	T6R	; start timer T6
WaitSt opBit :			
	JNB	P3.1 1,Wai tStop Bit	; wait for stop bit at RXD0
	BOLK		;stop time r 16
	MOV	R I,# 30 MDL T6	, load divi de l'actor ; baudr ato $= ((T6/36)/2) = 1$
		R1	, baudi ale $= ((10/30)/(2)^{-1})$
	MOV	R2.MDL	: aet divis ion resul t
	ROR	R2,# 1	; round result
	JMPR	CC_CInit Seria IPort	,
	SUB	R2,# 1	; adjus t by one for baud
			; rate ge nerat or
I nitSe rialP ort:			
	MOV	S0BGR2	; load baudrate generator
	BSET	P3.1 0	; initi alize TXD0 ou tput
	BSET	DP3.10	
	MOV	S0CON,#80 11h	; initi alize ser ial port 0:
			; 8bit data ,no parit y,one stop bit
			; recei ver enabl ed
SendAcknowl edge:	MOV	SOTDUE #5.5h	; cond, ackn owled, go byte
		301B0F,#331	; send acknowled ge byte
Receiv eData ·			
	MOV	R0.# Start Addre ss	
Receiv eLoop:			
	JNB	SORIR, Rec eiveL oop	; wait for rece ive inter rupt request
	MOVB	[R0] ,SORBUF	; store rec eived byte
	BCLR	SORIR	; clear rec eive inte rrupt req uest bi
	CMPI1	R0,# EndAddress	; all bytes rec eived ?
	JMPR	CC_NE, Rec eiveL oop	;if not c ontin ue loop
	JMPA	CC_UC,RamRouti neSta	art; yes: jump to RAM routi ne
BILCOLE ENDS			
	LIND		





APPENDIX F

DATASHEET OVERVIEW

This Appendix presents an overview of the ST10x166 product range:

ST10F166	: 16 BIT MCU WITH 256K FLASH MEMORY AND A/D CONVERTER
ST10166	: 16 BIT MCU WITH 32K INTERNAL ROM AND A/D CONVERTER

ST10R166 : 16 BIT MCU WITH A/D CONVERTER, ROMLESS







ST10F166

16 BIT MCU WITH 256K FLASH MEMORY AND A/D CONVERTER

ADVANCE DATA

- High-Performance 16-bit CPU with 4-Stage Pipeline
- 100ns Instruction Cycle Time at 20MHz CPU Clock
- 500ns Multiplication (16x16 bits), 1µs Division (32/16 bits)
- Enhanced Boolean Bit Manipulation Facilities
- Register-Based Design with Multiple Variable Register Banks
- Single-Cycle Context Switching Support
- 256 Kbyte Linear Address Space for Code and Data
- 1Kbyte On-Chip RAM
- 32 KBYTE ON-CHIP FLASH MEMORY WITH BANK ERASE
- 512 byte On-Chip Special Function Register Area
- 8-Channel Interrupt-Driven Single-Cycle Data Transfer Facilities via Peripheral Event Controller (PEC)
- 16-Priority-Level Interrupt System
- 10-Channel 10-bit A/D Converter with 9.75µs Conversion Time
- 16-Channel Capture/Compare Unit
- 2 Multi-Functional General Purpose Timer Units
- 2 Serial Channels (USARTs)
- Programmable Watchdog Timer
- 76 General Purpose I/O Lines
- Temperature Range: 0 to 70 °C, -40 to 85 °C, -40 to 110 °C)
- 1.2 micron multifunctional CMOS technology
- 100 Pin Metric Plastic Quad Flat Pack (PQFP) Rectangular Package
- FLASH MEMORY PROTECTION OPTIONAL



A complete set of development tools is also available including:

- 'C'-Compiler
- Assembler, Linker/Locater
- _ Librarian
- _ Emulator
- Flash Programming Board
- Starter Kit

ST10F166

Figure 1. ST10F166 Pin Configuration



Table 1. PINOUT Description ST10F166

Pin number	Pin name	Pin number	Pin name	Pin number	Pin name	Pin number	Pin name
$ \begin{array}{c} 1\\ 2\\ 3\\ 4\\ 5\\ 6\\ 7\\ 8\\ 9\\ 10\\ 11\\ 12\\ 13\\ 14\\ 15\\ 16\\ 17\\ 18\\ 19\\ 20\\ 21\\ 22\\ 23\\ 24\\ 25\\ 26\\ 27\\ 28\\ 29\\ 30\\ \end{array} $	P0.3 P0.4 P0.5 P0.6 P0.7 VSS VCC P0.8 P0.9 P0.10 P0.11 P0.12 P0.13 P0.14 P0.13 P0.14 P0.15 P4.0 P4.1 VCC XTAL2 XTAL1 VSS BUSACT EBC1/VPP EBC0 ALE RD RSTIN RSTOUT NMI P1.0	31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50	P1.1 P1.2 P1.3 P1.4 P1.5 P1.6 P1.7 VCC VSS P1.8 P1.9 P1.10 P1.11 P1.12 P1.13 P1.14 P1.15 P5.0 P5.1 P5.2	51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80	P5.3 P5.4 P5.5 VAREF VAGND P5.6 P5.7 P5.8 P5.9 VSS VCC P2.0 P2.1 P2.2 P2.3 P2.4 P2.5 P2.6 P2.7 P2.8 P2.9 P2.10 P2.11 P2.12 P2.13 P2.14 P2.15 VSS VCC P3.0	81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100	P3.1 P3.2 P3.3 P3.4 P3.5 P3.6 P3.7 P3.8 P3.9 P3.10 P3.11 P3.12 VCC VSS P3.13 P3.14 P3.15 P0.0 P0.1 P0.2



ABSOLUTE MAXIMUM RATINGS

 Note:Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note:The ST10F166 is also offered in the temperature range -40° to 105°C and -40° to 85°C.

All the following time specifications refer to a CPU clock of 20MHz which is identical to an oscillator frequency (f_{OSC}) of 40MHz.

DC CHARACTERISTICS

Symbol	Parameter	Limit '	Values	Unit	Tost Condition
Symbol		min.	max.		Test condition
VIL	Input Low Voltage	- 0.5	0.2 V _{CC} - 0.1	V	-
Vih	Input High <u>Voltage</u> (all except RSTIN and XTAL1)	0.2 V _{CC} + 0.9	Vcc + 0.5	V	-
V _{IH1}	Input High Voltage RSTIN	0.6 V _{CC}	V _{CC} + 0.5	V	-
V _{IH2}	Input High Voltage XTAL1	0.7 V _{CC}	V _{CC} + 0.5	V	-
V _{OL}	Output Low Voltage (Ports 0, 1, 4, ALE, RD, WR, BHE, CLKOUT, RSTOUT	-	0.4	V	I _{OL} = 2.4mA
V _{OL1}	Output Low Voltage (all other outputs)	-	0.4	V	I _{OL1} = 1.6mA
V _{OH}	Output High Voltage (Ports 0, 1, 4, ALE, RD, WR, BHE, CLKOUT, RSTOUT)	0.9 V _{CC} 2.4	-	V	I _{OH} = - 100µА I _{OH} = - 2.4mA
V _{OH1}	Output High Voltage (all other outputs)	0.9 V _{CC} 2.4	_	V V	I _{OH} = - 50µА I _{OH} = - 1.6mA
loz	Input Leakage Current (Ports 0, 1,2,3,4, NMI, EBC0, BUSACT)	-	±1	mA	0 V <vin<v<sub>CC</vin<v<sub>
IPPS	Vpp leakage Current (EBC1/Vpp)		±10	mA	V _{PP} < V _{CC}

 $T_A = 0$ to + 70 °C; $V_{CC} = 5 V \pm 10\%$; $V_{SS} = 0 V$



DC Characteristics (Continued)

Symbol	Parameter	Limit	Values	Unit	Test Condition
		min.	max.		
R _{RST}	Reset Pullup Resistor	50	150	kΩ	-
lıL	XTAL1 Input Current	-	tbd	μΑ	0 V <v<sub>in<v<sub>CC</v<sub></v<sub>
C _{IO}	Pin Capacitance (digital inputs/outputs)	-	10	pF	f= 1MHz T _A = 25 °C
Icc1	Power Supply Current	-	240	mA	1/TCL = 40MHz
I _{ID}	Idle Mode Supply Current	-	25	mA	1/TCL = 40MHz
I _{PD}	Power Down Mode Supply Current	-	150	μΑ	$V_{CC} = 2.5 V^{1}$
Icc2	Vcc writing current	-	240	mA	1/TCL = 40MHz 32 bit programming
I _{PP1}	V _{PP} read current	-	200 ±10	μΑ	Vpp > Vcc Vpp < Vcc
IPP2	V _{PP} writing current		50	mA	1/TCL = 40MHz 32 bit programming VPP = 12V
V _{PP}	V _{PP} durint write/read op.	11.4	12.6	V	

A/D CONVERTER CHARACTERISTICS

 $T_A = 0$ to + 70 °C; $V_{CC} = 5 V \pm 10\%$; $V_{SS} = 0 V$; $V_{AREF} = V_{CC} \pm 0.2 V$; $V_{AGND} = V_{SS} \pm 0.2 V$

Symbol	Parameter	Limit	Values	Unit	Test Condition
		min.	max.		
Vain Ci ts tc TUE IREF IAIN	Analog Input Voltage Analog Input Capacitance Sample Time Conversion Time Total Unadjusted Error V _{AREF} Supply Current Analog Input Current	Vss - 0.2 - - - - ±500	VCC + 0.2 70 63 TCL 390 TCL ±2 5	V pF LSB mA nA	- 2) 3) - 4) 5)

Notes:

1) This parameter is tested including leakage currents. All inputs (including pins configured as inputs) at 0 V to 0.1 V or at VCC - 0.1 V to VCC, VREF = 0 V, all outputs (including pins configured as outputs) disconnected.

2) This parameter specifies the time during which the input capacitance CI can be charged/decharged by the external source. It must be guaranteed, that the input capacitance CI is fully loaded within these 63 TCLs. 63~TCL is $1.575\mu s$ at 20MHz CPU clock. After the end of the sample time $t_S,$ changes of the analog input voltage have no effect on the conversion result.

3) This parameter includes the sample time $t_{S}.$ 390 TCL is 9.75 μs at 20MHz CPU clock.

4) IREF in Power Down Mode: TBD

5) This parameter specifies the static input current for an analog in-

put channel, e.g. when the channel is not selected for conversion.



AC CHARACTERISTICS

Testing Waveforms

Figure 8. Input Output Waveforms



AC Inputs during testing are driven at 2.4 V for a logic '1' and 0.4 V for a logic '0'.

Timing measurements are made at V_{IH} min for a logic '1' and V_{IL} max for a logic '0'.

Figure 9. Float Waveforms



For timing purposes a port pin is no longer floating when a 100mV change from load voltage occurs,

but begins to float when a 100mV change from the loaded $V_{OH}\!/V_{OL}$ level occurs (I_OH/I_OL=20mA)


In the AC Characteristics waveforms, the mid-point of a signal transition is mostly used as the timing reference point. If not specifically specified in the drawings, the exact timing reference points are given by the parameter description according to the following figures (test voltage levels and float state references shown on previous page):

Figure 10. Timing Reference Points





External Clock Drive XTAL1

 $T_A=0$ to + 70°C; $V_{CC}=5$ V ± 10%; $V_{SS}=0$ V

Symbol	Parameter	CPU Clock 20MHz		Variable TIming 1/TCL = 2 to 40MHz		Unit
		min.	max.	min.	max.	
TCL	Oscillator Period	25	25	25	500	ns
t ₁	High Time	6	-	6	-	ns
t ₂	Low Time	6	-	6	-	ns
t ₃	Rise TIme	_	5	-	5	ns
t4	Fail Time	_	5	-	5	ns

Figure 11. External Clock Drive XTAL1





AC CHARACTERISTICS (Continued)

CLKOUT and READY

 $\label{eq:tau} \begin{array}{l} T_A=0 \text{ to } + 70^\circ\text{C}; \ensuremath{\text{V}_{\text{CC}}}=5 \ensuremath{\,V} \pm 10\%; \ensuremath{\text{V}_{\text{SS}}}=0 \ensuremath{\,V}; \\ C_L \mbox{ (for Ports 0, 1 and 4, ALE, $\overline{\text{RD}}$, $\overline{\text{WR}}$, $\overline{\text{BHE}}$, $CLKOUT$)=100pF \end{array}$

Symbol	Parameter	CPU Clock 20MHz		Variable Timing 1/TCL = 2 to 40MHz		Unit
		min.	max.	min.	max.	
t ₂₉	CLKOUT Cycle Time	50	50	2TCL	2TCL	ns
t ₃₀	CLKOUT High Time	15	-	TCL - 10	-	ns
t ₃₁	CLKOUT Low Time	15	-	TCL - 10	-	ns
t ₃₂	CLKOUT Rise TIme	-	5	-	5	ns
t ₃₃	CLKOUT Fall Time	-	5	-	5	ns
t ₃₄	ALE Rising to CLKOUT Falling Edge	0	10	0	10	ns
t ₃₅	Synchronous READY Setup Time to CLKOUT	10	-	10	-	ns
t ₃₆	Synchronous READY Hold Time to CLKOUT	10	-	10	-	ns
t37	Asynchronous READY Hold Time	65	-	2TCL + 15	-	ns

Figure 12. CLKOUT and READY





Multiplexed Bus with Read/Write Delay

 $\label{eq:constraint} \begin{array}{l} T_A = 0 \text{ to } + 70\,^\circ\text{C}; V_{CC} = 5 \text{ V} \pm 10\%; V_{SS} = 0 \text{ V}; \\ C_L \text{ (for Ports 0, 1 and 4, ALE, } \overline{\text{RD}}, \overline{\text{WR}}, \overline{\text{BHE}}, \text{CLKOUT}) = 100 \text{pF} \\ \text{ALE cycle time} = 6 \text{TCL (150ns at 20MHz CPU clock)} \end{array}$

Symbol	Parameter	CPU Clock 20MHz		Variable Timing 1/TCL = 2 to 40MHz		Unit
		min.	max.	min.	max.	
t5	ALE High Time	15	-	TCL - 10	-	ns
t ₆	Address Setup to ALE	10	-	TCL - 15	-	ns
t ₇	Address Hold after ALE	15	-	TCL - 10	-	ns
t ₈	ALE Falling Edge to RD, WR	15	-	TCL - 10	-	ns
t ₁₀	Address Float after RD, WR	-	5	-	5	ns
t ₁₂	RD, WR Low Time	40	-	2TCL - 10	-	ns
t ₁₄	RD to Valid Data In	-	35	-	2TCL - 15	ns
t ₁₆	ALE Low to Valid Data In	-	60	-	3TCL - 15	ns
t ₁₇	Address to Valid Data In	-	75	-	4TCL - 25	ns
t ₁₈	Data Hold after RD Rising Edge	0	-	0	-	ns
t19	Data Float after RD	-	35	-	2TCL - 15	ns
t ₂₂	Data Valid to WR	35	-	2TCL - 15	-	ns
t ₂₃	Data Hold after WR	35	-	2TCL - 15	-	ns
t ₂₅	ALE rising edge after RD, WR	35	-	2TCL - 15	-	ns
t ₂₇	Address Hold after RD, WR	35	-	2TCL - 15	-	ns





Figure 13. External Memory Read Cycle

Figure 14. External Memory Write Cycle





Multiplexed Bus without Read/Write Delay

 $\label{eq:constraint} \begin{array}{l} T_A = 0 \text{ to } + 70 \ensuremath{\,^\circ}\ensuremath{C}; \ensuremath{V_{CC}} = 5 \ensuremath{\,^\vee}\ensuremath{\pm} 10\%; \ensuremath{V_{SS}} = 0 \ensuremath{\,^\vee}\ensuremath{,} \\ C_L \ensuremath{(\text{for Ports 0, 1 and 4, ALE, \overline{RD}, \overline{WR}, \overline{BHE}, $CLKOUT$)=100pF} \\ \text{ALE cycle time} = 6 \ensuremath{TCL} \ensuremath{(150\text{ns at 20MHz CPU clock})} \end{array}$

Symbol	Parameter	CPU Clock 20MHz		Variable Timing 1/TCL = 2 to 40MHz		Unit
		min.	max.	min.	max.	
t ₅	ALE High Time	15	-	TCL - 10	-	ns
t ₆	Address Setup to ALE	10	-	TCL - 15	-	ns
t7	Address Hold after ALE	15	-	TCL - 10	-	ns
t9	ALE Falling Edge to RD, WR	- 10	-	- 10	-	ns
t ₁₁	Address Float after RD, WR	-	30	-	TCL + 5	ns
t ₁₃	RD, WR Low Time	65	-	3TCL - 30	-	ns
t ₁₅	RD to Valid Data In	-	60	-	3TCL - 15	ns
t ₁₆	ALE Low to Valid Data In	-	60	-	3TCL - 15	ns
t17	Address to Valid Data In	-	75	-	4TCL - 25	ns
t ₁₈	Data Hold after RD Rising Edge	0	-	0	-	ns
t ₁₉	Data Float after RD	-	35	-	2TCL - 15	ns
t ₂₂	Data Valid to WR	35	-	2TCL - 15	-	ns
t ₂₃	Data Hold after WR	35	-	2TCL - 15	-	ns
t ₂₅	ALE rising edge after RD, WR	35	-	2TCL - 15	-	ns
t ₂₇	Address Hold after RD, WR	35	-	2TCL - 15	-	ns







Figure 16. External Memory Write Cycle





Non-Multiplexed Bus with Read/Write Delay

 $\begin{array}{l} T_{A} = 0 \text{ to } + 70 \ensuremath{\,^\circ C}; \ensuremath{\,^\circ C} ; \ensuremath{\,^\circ C} = 5 \ensuremath{\,^\circ V} \pm 10\%; \ensuremath{\,^\circ V_{SS}} = 0 \ensuremath{\,^\circ V}; \\ C_L \ensuremath{\,^\circ C} (\text{for Ports } 0, 1 \ensuremath{\,^\circ and} \ensuremath{\,^\circ A}, \ensuremath{\,^\circ ALE}, \ensuremath{\,\overline{RD}}, \ensuremath{\,\overline{WR}}, \ensuremath{\,\overline{BHE}}, \ensuremath{\,^\circ CLKOUT}) = 100 \ensuremath{\,^\circ PF} \\ \text{ALE cycle time} = 4 \ensuremath{\,^\circ TCL} \ensuremath{\,^\circ (100ns \ensuremath{\,^\circ s}, \ensur$

Symbol	Parameter	CPU Clock 20MHz		Variable Timing 1/TCL = 2 to 40MHz		Unit
		min.	max.	min.	max.	
t5	ALE High Time	15	-	TCL - 10	-	ns
t ₆	Address Setup to ALE	10	-	TCL - 15	-	ns
t ₈	ALE Falling Edge to RD, WR	15	-	TCL - 10	-	ns
t ₁₂	RD, WR Low Time	40	-	2TCL - 10	-	ns
t ₁₄	RD to Valid Data In	-	35	-	2TCL - 15	ns
t ₁₆	ALE Low to Valid Data In	-	60	-	3TCL - 15	ns
t ₁₇	Address to Valid Data In	-	75	-	4TCL - 25	ns
t18	Data Hold after RD Rising Edge	0	-	0	-	ns
t ₂₀	Data Float after RD *)	-	35	-	2TCL - 15	ns
t ₂₂	Data Valid to WR	35	-	2TCL - 15	-	ns
t ₂₄	Data Hold after WR	15	-	TCL - 10	-	ns
t ₂₆	ALE rising edge after RD, WR	- 10	-	- 10	-	ns
t ₂₈	Address Hold after RD, WR	0	-	0	-	ns

*) This time may be longer if no external bus conflict can occur. For example, this requirement is always met if only code but no data are accessed externally.







Figure 18. External Memory Write Cycle





Non-Multiplexed Bus without Read/Write Delay

 $\begin{array}{l} T_{A} = 0 \text{ to } + 70 \ensuremath{\,^{\circ}\text{C}}; \ensuremath{\,^{\circ}\text{C}} = 5 \ensuremath{\,^{\circ}\text{V}} \pm 10\%; \ensuremath{\,^{\circ}\text{S}} = 0 \ensuremath{\,^{\circ}\text{V}}; \\ C_L \ensuremath{\,^{\circ}\text{C}} \text{ for Ports } 0, 1 \ensuremath{\,^{\circ}\text{and}} \ensuremath{\,^{\circ}\text{4}}, \ensuremath{\,^{\circ}\text{ALE}}, \ensuremath{\,^{\circ}\text{RD}}, \ensuremath{\,^{\circ}\text{WR}}, \ensuremath{\,^{\circ}\text{BHE}}, \ensuremath{\,^{\circ}\text{CLKOUT}} = 100 \ensuremath{\,^{\circ}\text{PF}} \\ \text{ALE cycle time} = 4 \ensuremath{\,^{\circ}\text{TCL}} \ensuremath{\,^{\circ}\text{100ns}} \ensuremath{\,^{\circ}\text{atmath{}^{\circ}\text{100ns}}, \ensuremath{\,^{\circ}\text{RD}}, \ensuremath{\,^{\circ}\text{WR}}, \ensuremath{\,^{\circ}\text{BHE}}, \ensuremath{\,^{\circ}\text{CLKOUT}} = 100 \ensuremath{\,^{\circ}\text{PF}} \\ \text{ALE cycle time} = 4 \ensuremath{\,^{\circ}\text{TCL}} \ensuremath{\,^{\circ}\text{100ns}} \ensuremath{\,^{\circ}\text{atmath{}^{\circ}\text{100ns}}, \ensuremath{\,^{\circ}\text{CLKOUT}} = 100 \ensuremath{\,^{\circ}\text{PF}} \\ \text{ALE cycle time} = 4 \ensuremath{\,^{\circ}\text{TCL}} \ensuremath{\,^{\circ}\text{100ns}} \ensuremath{\,^{\circ}\text{CLKOUT}} = 100 \ensuremath{\,^{\circ}\text{PF}} \\ \text{ALE cycle time} = 4 \ensuremath{\,^{\circ}\text{TCL}} \ensuremath{\,^{\circ}\text{100ns}} \ensuremath{\,^{\circ}\text{100ns}} \ensuremath{\,^{\circ}\text{100ns}}, \ensuremath{\,^{\circ}\text{CLKOUT}} = 100 \ensuremath{\,^{\circ}\text{PF}} \\ \text{ALE cycle time} = 4 \ensuremath{\,^{\circ}\text{TCL}} \ensuremath{\,^{\circ}\text{100ns}} \ensuremath{\,^{\circ}\text{CLKOUT}} \ensuremath{\,^{\circ}\text{100ns}} \ensuremath{\,^{\circ}\text{100ns}} \ensuremath{\,^{\circ}\text{100ns}} \ensuremath{\,^{\circ}\text{100ns}} \ensuremath{\,^{\circ}\text{PF}} \ensuremath{\,^{\circ}\text{100ns}} \ensuremath{\,^{\circ}$

Symbol	Parameter	CPU Clock 20MHz		Variable Timing 1/TCL = 2 to 40MHz		Unit
		min.	max.	min.	max.	
t5	ALE High Time	15	-	TCL - 10	-	ns
t ₆	Address Setup to ALE	10	-	TCL - 15	-	ns
t9	ALE Falling Edge to RD, WR	- 10	-	- 10	-	ns
t ₁₃	RD, WR Low Time	65	-	3TCL - 10	-	ns
t ₁₅	RD to Valid Data In	-	60	-	3TCL - 15	ns
t ₁₆	ALE Low to Valid Data In	-	60	-	3TCL - 15	ns
t ₁₇	Address to Valid Data In	-	75	-	4TCL - 25	ns
t ₁₈	Data Hold after RD Rising Edge	0	-	0	-	ns
t ₂₁	Data Float after RD *)	-	15	-	TCL - 10	ns
t ₂₂	Data Valid to WR	35	-	2TCL - 15	-	ns
t ₂₄	Data Hold after WR	15	-	TCL - 10	-	ns
t ₂₆	ALE rising edge after RD, WR	- 10	-	- 10	-	ns
t ₂₈	Address Hold after RD, WR	0	-	0	-	ns

*) This time may be longer if no external bus conflict can occur. For example, this requirement is always met if only code but no data are accessed externally.







Figure 20. External Memory Write Cycle





PACKAGE MECHANICAL DATA



ORDERING INFORMATION

Sales type	Frequency	Temperature Range	Package	
ST10F166AQ1		0 to 70°C		
ST10F166AQ6	40MHz	-40 to 85°C	PQFP100	
ST10F166AQ7		-40 to 105°C		
ST10F166BQ1		0 to 70°C		
ST10F166BQ6	32MHz	-40 to 85°C	PQFP100	
ST10F166BQ7		-40 to 105°C		
ST10F166CQ1		0 to 70°C		
ST10F166CQ6	24MHz	-40 to 85°C	PQFP100	
ST10F166CQ7		-40 to 105°C		



NOTES:





SON ST10166 MICS ST10R166 16 BIT MCU WITH A/D CONVERTER

PRELIMINARY DATA

- High-Performance 16-bit CPU with 4-Stage Pipeline
- 100ns Instruction Cycle Time at 20MHz CPU Clock
- 500ns Multiplication (16x16 bits), 1µs Division (32/16 bits)
- Enhanced Boolean Bit Manipulation Facilities
- Register-Based Design with Multiple Variable Register Banks
- Single-Cycle Context Switching Support
- 256 Kbyte Linear Address Space for Code and Data
- 1Kbyte On-Chip RAM

■ 32 KBYTE ON-CHIP ROM (ST10166 ONLY)

- 512 byte On-Chip Special Function Register Area
- 8-Channel Interrupt-Driven Single-Cycle Data Transfer Facilities via Peripheral Event Controller (PEC)
- 16-Priority-Level Interrupt System
- 10-Channel 10-bit A/D Converter with 9.75µs Conversion Time
- 16-Channel Capture/Compare Unit
- 2 Multi-Functional General Purpose Timer Units
- 2 Serial Channels (USARTs)
- Programmable Watchdog Timer
- 76 General Purpose I/O Lines
- Temperature Range: 0 to 70 °C, -40 to 85 °C, -40 to 125 °C)
- 1.2 micron multifunctional CMOS technology
- 100 Pin Metric Plastic Quad Flat Pack (PQFP) Rectangular Package



A complete set of development tools is also available including:

- 'C'-Compiler
- Assembler, Linker/Locater
- Librarian
- Emulator
- Starter Kit

This is advance information from SGS-THOMSON. Details are subject to change without notice.

ST10166 / ST10R166

Figure 1. ST10166/ST10R166 Pin Configuration



Table 1. PINOUT Description ST10166/ST10R166

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Pin	Pin	Pin	Pin	Pin	Pin	Pin	Pin
	number	name	number	name	number	name	number	name
27 RSTIN 77 P2.15 28 RSTOUT 78 VSS 29 NMI 79 VCC 30 P1.0 80 P3.0	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30	P0.3 P0.4 P0.5 P0.6 P0.7 VSS VCC P0.8 P0.9 P0.10 P0.11 P0.12 P0.13 P0.14 P0.15 P4.0 P4.1 VCC XTAL2 XTAL1 VCC XTAL2 XTAL1 VSS BUSACT EBC1 EBC0 ALE RD RSTIN RSTOUT NMI P1.0	31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50	P1.1 P1.2 P1.3 P1.4 P1.5 P1.6 P1.7 VCC VSS P1.8 P1.9 P1.10 P1.11 P1.12 P1.13 P1.14 P1.15 P5.0 P5.1 P5.2	51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80	P5.3 P5.4 P5.5 VAREF VAGND P5.6 P5.7 P5.8 P5.9 VSS VCC P2.0 P2.1 P2.2 P2.3 P2.4 P2.5 P2.6 P2.7 P2.8 P2.9 P2.10 P2.11 P2.29 P2.10 P2.11 P2.12 P2.13 P2.14 P2.15 VSS VCC P3.0	81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100	P3.1 P3.2 P3.3 P3.4 P3.5 P3.6 P3.7 P3.8 P3.9 P3.10 P3.11 P3.12 VCC VSS P3.13 P3.14 P3.15 P0.0 P0.1 P0.2



ABSOLUTE MAXIMUM RATINGS

 Note:Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note:The ST10166/ST10R166 is also offered in the temperature range -40° to 125°C and -40° to 85°C.

All the following time specifications refer to a CPU clock of 20MHz which is identical to an oscillator frequency (fosc) of 40MHZ.

Symbol	Parameter	Limit	Values	Unit	Tost Condition
Symbol	Faiameter	min.	max.	Unit	Test Condition
VIL	Input Low Voltage	- 0.5	0.2 V _{CC} - 0.1	V	-
V _{IH}	Input High <u>Voltage</u> (all except RSTIN and XTAL1)	0.2 V _{CC} + 0.9	V _{CC} + 0.5	V	-
V _{IH1}	Input High Voltage RSTIN	0.6 V _{CC}	V _{CC} + 0.5	V	-
V _{IH2}	Input High Voltage XTAL1	0.7 V _{CC}	V _{CC} + 0.5	V	-
V _{OL}	Output Low Voltage (Ports 0, 1, 4, ALE RD, WR, BHE, CLKOUT, RSTOUT	-	0.4	V	I _{OL} = 2.4mA
V _{OL1}	Output Low Voltage (all other outputs)	-	0.4	V	I _{OL1} = 1.6mA
V _{OH}	Output High Voltage (Ports 0, 1, 4, ALE RD, WR, BHE, CLKOUT, RSTOUT	0.9 V _{CC} 2.4	-	V	I _{OH} = - 100µА I _{OH} = - 2.4mA
Voh1	Output High Voltage (all other outputs)	0.9 Vcc 2.4	_	V V	Іон = - 50µА І _{ОН} = - 1.6mA
l _{oz}	Input Leakage Current (Ports 0, 1,2,3,4, MMI, EBC0, EBC1, BUSACT)	-	±1	mA	0 V <vin<v<sub>CC</vin<v<sub>



DC Characteristics (Continued)

Symbol	Paramotor	Limit	Values	Unit	Test Condition
Symbol	r ai airicici	min.	max.	Onit	Test condition
R _{RST}	Reset Pullup Resistor	50	150	kΩ	-
IIL	XTAL1 Input Current	-	tbd	μΑ	$0 V < V_{in} < V_{CC}$
C _{IO}	Pin Capacitance (digital inputs/outputs)	-	10	pF	f= 1MHz T _A = 25 °C
Icc	Power Supply Current	-	180	mA	1/TCL = 40MHz
l _{ID}	Idle Mode Supply Current	-	20	mA	1/TCL = 40MHz
I _{PD}	Power Down Mode Supply Current	-	100	μA	$V_{CC} = 2.5 V^{1}$

A/D CONVERTER CHARACTERISTICS

 $T_A = 0$ to + 70 °C; $V_{CC} = 5 V \pm 10\%$; $V_{SS} = 0 V$; $V_{AREF} = V_{CC} \pm 0.2 V$; $V_{AGND} = V_{SS} \pm 0.2 V$

Symbol	Paramotor	Limit	Values	Unit	Test Condition
Symbol	i di dineter	min.	max.	Onit	Test condition
VAIN Ci ts tc TUE IREF	Analog Input Voltage Analog Input Capacitance Sample TIme Converstion Time Total Unadjusted Error V _{AREF} Supply Current	V _{SS} - 0.2 - - - - +500	VCC + 0.2 70 63 TCL 390 TCL ±2 5	V pF LSB mA	- 2) 3) - 4) 5)

Notes:

1) This parameter is tested including leakage currents. All inputs (including pins configured as inputs) at $0 \vee to 0.1 \vee to at \vee CC - 0.1 \vee to \vee CC$, $\vee REF = 0 \vee$, all outputs (including pins configured as outputs) disconnected.

2) This parameter specifies the time during which the input capacitance CI can be charged/decharged by the external source. It must be guaranteed, that the input capacitance CI is fully loaded within these 63 TCLs. 63~TCL is $1.575\mu s$ at 20MHz CPU clock. After the end of the sample time ts, changes of the analog input voltage have no effect on the conversion result.

3) This parameter includes the sample time $t_S.$ 390 TCL is 9.75 μs at 20MHz CPU clock.

4) IREF in Power Down Mode: TBD

5) This parameter specifies the static input current for an analog input channel, e.g. when the channel is not selected for conversion.

AC CHARACTERISTICS

Refer to the ST10F166 Data Sheet for AC characteristics



PACKAGE MECHANICAL DATA



ORDERING INFORMATION

Sales type	Frequency	Temperature Range	Package	
ST10166AQ1	40MH7	0 to 70°C		
ST10166AQ6	40101112	-40 to 85°C	T QIT 100	
ST10R166AQ1		0 to 70°C		
ST10R166AQ6		-40 to 85°C	T QIT 100	
ST10166BQ1	22MH 7	0 to 70°C		
ST10166BQ6	SZIVIFIZ	-40 to 85°C		
ST10R166BQ1	22MH 7	0 to 70°C		
ST10R166BQ6	SZIVILIZ	-40 to 85°C		
ST10166CQ1	24MHz	0 to 70°C		
ST10166CQ6	24101712	-40 to 85°C		
ST10R166CQ1	24MHz	0 to 70°C		
ST10R166CQ6		-40 to 85°C	FQIFIOU	



NOTES:

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsability for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied.

SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without the express written approval of SGS-THOMSON Microelectronics.

 $\ensuremath{\mathbb{C}}$ 1994 SGS-THOMSON Microelectronics - All rights reserved.

Purchase of I²C Components by SGS-THOMSON Microelectronics conveys a license under the Philips I²C Patent. Rights to use these components in an I²C system is granted provided that the system conforms to the I²C Standard Specification as defined by Philips.

SGS-THOMSON Microelectronics Group of Companies

Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

